Method and device for electrically programmable display

Information

  • Patent Grant
  • 7843410
  • Patent Number
    7,843,410
  • Date Filed
    Friday, May 20, 2005
    19 years ago
  • Date Issued
    Tuesday, November 30, 2010
    14 years ago
Abstract
One embodiment includes a display of interferometric modulators having a configurable resolution characteristic. Selected rows and/or columns are interconnected via a switch. The switch can include a fuse, antifuse, transistor, and the like. Depending on a desired resolution for a display, the switches can be placed in an “open” or “closed” state. Advantageously, using the switches, a display can readily be configured for differing modes of resolution. Furthermore, using the switches, a display can be configured to electrically connect certain rows or columns in the display such that the connected rows or columns can be driven simultaneously by a common voltage source.
Description
BACKGROUND

1. Field of the Invention


The invention generally relates to microelectromechanical systems (MEMS).


2. Description of the Related Art


Microelectromechanical systems (MEMS) include micro mechanical elements, actuators, and electronics. Micromechanical elements may be created using deposition, etching, and or other micromachining processes that etch away parts of substrates and/or deposited material layers or that add layers to form electrical and electromechanical devices. These MEMS devices can be used in a variety of applications, such as in optical applications and in electrical circuit applications.


One type of MEMS device is called an interferometric modulator. An interferometric modulator may comprise a pair of conductive plates, one or both of which may be transparent and/or reflective in whole or part and capable of relative motion upon application of an appropriate electrical signal. One plate may comprise a stationary layer deposited on a substrate, the other plate may comprise a metallic membrane separated from the stationary layer by an air gap. Such devices have a wide range of applications, and it would be beneficial in the art to utilize and/or modify the characteristics of these types of devices so that their features can be exploited in improving existing products and creating new products that have not yet been developed.


Another type of MEMS device is used as a multiple-state capacitor. For example, the capacitor can comprise a pair of conductive plates with at least one plate capable of relative motion upon application of an appropriate electrical control signal. The relative motion changes the capacitance of the capacitor, permitting the capacitor to be used in a variety of applications, such as a filtering circuit, tuning circuit, phase-shifting circuit, an attenuator circuit, and the like.


SUMMARY

The system, method, and devices of the invention each have several aspects, no single one of which is solely responsible for its desirable attributes. Without limiting the scope of this invention, its more prominent features will now be discussed briefly. After considering this discussion, and particularly after reading the section entitled “Detailed Description of Certain Embodiments” one will understand how the features of this invention provide advantages over other display devices.


One embodiment comprises a display. The display may comprise an array having a plurality of rows and columns of interferometric modulators. The display may also comprise a plurality of electrical conductors. Each of the electrical conductors is connected to one of the plurality rows or columns. At least two of the conductors are configured to be selectively electrically interconnected thereby modifying a resolution characteristic of at least a region of the display.


Yet another embodiment comprises a display. The display comprises a plurality of rows and columns of interferometric modulators. The display also comprises a plurality of electrical conductors. Each of the electrical conductors are connected to one of the plurality rows or columns. At least two of the conductors are electrically connected together. At least two of the conductors are configured to be selectively electrically disconnected thereby modifying a resolution characteristic of at least a region of the display.


Yet another embodiment comprises a method. The method comprises electrically connecting, via a switch, at least two adjacent columns of a display to each other and at least two adjacent rows of the display to each other so as to modify a resolution characteristic of the display.





BRIEF DESCRIPTION OF THE DRAWINGS

These drawings (not to scale) and the associated description herein are provided to illustrate embodiments and are not intended to be limiting.



FIG. 1 is an isometric view depicting a portion of one embodiment of an interferometric modulator display in which a movable reflective layer of a first interferometric modulator is in a released position and a movable reflective layer of a second interferometric modulator is in an actuated position.



FIG. 2 is a system block diagram illustrating one embodiment of an electronic device incorporating a 3×3 interferometric modulator display.



FIG. 3 is a diagram of movable mirror position versus applied voltage for one exemplary embodiment of an interferometric modulator of FIG. 1.



FIG. 4 is an illustration of a set of row and column voltages that may be used to drive an interferometric modulator display.



FIGS. 5A and 5B illustrate one exemplary timing diagram for row and column signals that may be used to write a frame of display data to the 3×3 interferometric modulator display of FIG. 2.



FIG. 6A is a cross section of the device of FIG. 1.



FIG. 6B is a cross section of an alternative embodiment of an interferometric modulator.



FIG. 6C is a cross section of another alternative embodiment of an interferometric modulator.



FIG. 7 is a block diagram of an exemplary display.



FIG. 8 is a block diagram of another exemplary display.



FIGS. 9A-9F are cross sectional elevational views of a plurality of layers that deposited during the fabrication of the interferometric modulator of FIG. 6A



FIG. 10 is a flowchart illustrating an exemplary process of configuring a display.



FIGS. 11A and 11B are system block diagrams illustrating an exemplary embodiment of a display device.





DETAILED DESCRIPTION OF CERTAIN EMBODIMENTS

The following detailed description is directed to certain specific embodiments of the invention. However, the invention can be embodied in a multitude of different ways. In this description, reference is made to the drawings wherein like parts are designated with like numerals throughout. As will be apparent from the following description, the invention may be implemented in any device that is configured to display an image, whether in motion (e.g., video) or stationary (e.g., still image), and whether textual or pictorial. More particularly, it is contemplated that the invention may be implemented in or associated with a variety of electronic devices such as, but not limited to, mobile telephones, wireless devices, personal data assistants (PDAs), hand-held or portable computers, GPS receivers/navigators, cameras, MP3 players, camcorders, game consoles, wrist watches, clocks, calculators, television monitors, flat panel displays, computer monitors, auto displays (e.g., odometer display, etc.), cockpit controls and/or displays, display of camera views (e.g., display of a rear view camera in a vehicle), electronic photographs, electronic billboards or signs, projectors, architectural structures, packaging, and aesthetic structures (e.g., display of images on a piece of jewelry). MEMS devices of similar structure to those described herein can also be used in non-display applications such as in electronic switching devices.


The amount of resolution required of a display varies greatly from application to application. By providing a display that has sufficient resolution to cover all applications, the cost of the display can be reduced through economies of scale. However, this high resolution can result in unnecessary driver costs to the user with low resolution needs. One embodiment provides an array of modulators, where the leads to the modulators are selectively coupled in order to actuate groups of sub-pixel elements. This reduces the lead count at the expense of unnecessary display resolution.


One interferometric modulator display embodiment comprising an interferometric MEMS display element is illustrated in FIG. 1. In these devices, the pixels are in either a bright or dark state. In the bright (“on” or “open”) state, the display element reflects a large portion of incident visible light to a user. When in the dark (“off” or “closed”) state, the display element reflects little incident visible light to the user. Depending on the embodiment, the light reflectance properties of the “on” and “off” states may be reversed. MEMS pixels can be configured to reflect predominantly at selected colors, allowing for a color display in addition to black and white.



FIG. 1 is an isometric view depicting two adjacent pixels in a series of pixels of a visual display, wherein each pixel comprises a MEMS interferometric modulator. In some embodiments, an interferometric modulator display comprises a row/column array of these interferometric modulators. Each interferometric modulator includes a pair of reflective layers positioned at a variable and controllable distance from each other to form a resonant optical cavity with at least one variable dimension. In one embodiment, one of the reflective layers may be moved between two positions. In the first position, referred to herein as the relaxed, the movable layer is positioned at a relatively large distance from a fixed partially reflective layer. In the second position, the movable layer is positioned more closely adjacent to the partially reflective layer. Incident light that reflects from the two layers interferes constructively or destructively depending on the position of the movable reflective layer, producing either an overall reflective or non-reflective state for each pixel.


The depicted portion of the pixel array in FIG. 1 includes two adjacent interferometric modulators 12a and 12b. In the interferometric modulator 12a on the left, a movable and highly reflective layer 14a is illustrated in a relaxed position at a predetermined distance from a fixed partially reflective layer 16a. In the interferometric modulator 12b on the right, the movable highly reflective layer 14b is illustrated in an actuated position adjacent to the fixed partially reflective layer 16b.


The fixed layers 16a, 16b are electrical conductors which electrically conductive, partially transparent and partially reflective, and may be fabricated, for example, by depositing one or more layers each of chromium and indium-tin-oxide onto a transparent substrate 20. The layers are patterned into parallel strips, and may form row electrodes in a display device as described further below. The movable layers 14a, 14b may be formed as a series of parallel strips of a deposited metal layer or layers (orthogonal to the row electrodes 16a, 16b) deposited on top of posts 18 and an intervening sacrificial material deposited between the posts 18. When the sacrificial material is etched away, the deformable metal layers 14a, 14b are separated from the fixed metal layers by a defined gap 19. A highly conductive and reflective material such as aluminum may be used for the deformable layers, and these strips may form column electrodes in a display device.


With no applied voltage, the cavity 19 remains between the layers 14a, 16a and the deformable layer is in a mechanically relaxed state as illustrated by the pixel 12a in FIG. 1. However, when a potential difference is applied to a selected row and column, the capacitor formed at the intersection of the row and column electrodes at the corresponding pixel becomes charged, and electrostatic forces pull the electrodes together. If the voltage is high enough, the movable layer is deformed and is forced against the fixed layer (a dielectric material which is not illustrated in this Figure may be deposited on the fixed layer to prevent shorting and control the separation distance) as illustrated by the pixel 12b on the right in FIG. 1. The behavior is the same regardless of the polarity of the applied potential difference. In this way, row/column actuation that can control the reflective vs. non-reflective pixel states is analogous in many ways to that used in conventional LCD and other display technologies.



FIGS. 2 through 5 illustrate one exemplary process and system for using an array of interferometric modulators in a display application.



FIG. 2 is a system block diagram illustrating one embodiment of an electronic device that may incorporate aspects of the invention. In the exemplary embodiment, the electronic device includes a processor 21 which may be any general purpose single- or multi-chip microprocessor such as an ARM, Pentium®, Pentium II®, Pentium III®, Pentium IV®, Pentium® Pro, an 8051, a MIPS®, a Power PC®, an ALPHA®, or any special purpose microprocessor such as a digital signal processor, microcontroller, or a programmable gate array. As is conventional in the art, the processor 21 may be configured to execute one or more software modules. In addition to executing an operating system, the processor may be configured to execute one or more software applications, including a web browser, a telephone application, an email program, or any other software application.


In one embodiment, the processor 21 is also configured to communicate with an array controller 22. In one embodiment, the array controller 22 includes a row driver circuit 24 and a column driver circuit 26 that provide signals to a display array or panel 30. The cross section of the array illustrated in FIG. 1 is shown by the lines 1-1 in FIG. 2. For MEMS interferometric modulators, the row/column actuation protocol may take advantage of a hysteresis property of these devices illustrated in FIG. 3. It may require, for example, a 10 volt potential difference to cause a movable layer to deform from the relaxed state to the actuated state. However, when the voltage is reduced from that value, the movable layer maintains its state as the voltage drops back below 10 volts. In the exemplary embodiment of FIG. 3, the movable layer does not relax completely until the voltage drops below 2 volts. There is thus a range of voltage, about 3 to 7 V in the example illustrated in FIG. 3, where there exists a window of applied voltage within which the device is stable in either the relaxed or actuated state. This is referred to herein as the “hysteresis window” or “stability window.” For a display array having the hysteresis characteristics of FIG. 3, the row/column actuation protocol can be designed such that during row strobing, pixels in the strobed row that are to be actuated are exposed to a voltage difference of about 10 volts, and pixels that are to be relaxed are exposed to a voltage difference of close to zero volts. After the strobe, the pixels are exposed to a steady state voltage difference of about 5 volts such that they remain in whatever state the row strobe put them in. After being written, each pixel sees a potential difference within the “stability window” of 3-7 volts in this example. This feature makes the pixel design illustrated in FIG. 1 stable under the same applied voltage conditions in either an actuated or relaxed pre-existing state. Since each pixel of the interferometric modulator, whether in the actuated or relaxed state, is essentially a capacitor formed by the fixed and moving reflective layers, this stable state can be held at a voltage within the hysteresis window with almost no power dissipation. Essentially no current flows into the pixel if the applied potential is fixed.


In typical applications, a display frame may be created by asserting the set of column electrodes in accordance with the desired set of actuated pixels in the first row. A row pulse is then applied to the row 1 electrode, actuating the pixels corresponding to the asserted column lines. The asserted set of column electrodes is then changed to correspond to the desired set of actuated pixels in the second row. A pulse is then applied to the row 2 electrode, actuating the appropriate pixels in row 2 in accordance with the asserted column electrodes. The row 1 pixels are unaffected by the row 2 pulse, and remain in the state they were set to during the row 1 pulse. This may be repeated for the entire series of rows in a sequential fashion to produce the frame. Generally, the frames are refreshed and/or updated with new display data by continually repeating this process at some desired number of frames per second. A wide variety of protocols for driving row and column electrodes of pixel arrays to produce display frames are also well known and may be used in conjunction with the present invention.



FIGS. 4 and 5 illustrate one possible actuation protocol for creating a display frame on the 3×3 array of FIG. 2. FIG. 4 illustrates a possible set of column and row voltage levels that may be used for pixels exhibiting the hysteresis curves of FIG. 3. In the FIG. 4 embodiment, actuating a pixel involves setting the appropriate column to −Vbias, and the appropriate row to +ΔV, which may correspond to −5 volts and +5 volts respectively Relaxing the pixel is accomplished by setting the appropriate column to +Vbias, and the appropriate row to the same +ΔV, producing a zero volt potential difference across the pixel. In those rows where the row voltage is held at zero volts, the pixels are stable in whatever state they were originally in, regardless of whether the column is at +Vbias, or −Vbias. As is also illustrated in FIG. 4, it will be appreciated that voltages of opposite polarity than those described above can be used, e.g., actuating a pixel can involve setting the appropriate column to +Vbias, and the appropriate row to −ΔV. In this embodiment, releasing the pixel is accomplished by setting the appropriate column to −Vbias, and the appropriate row to the same −ΔV, producing a zero volt potential difference across the pixel.



FIG. 5B is a timing diagram showing a series of row and column signals applied to the 3×3 array of FIG. 2 which will result in the display arrangement illustrated in FIG. 5A, where actuated pixels are non-reflective. Prior to writing the frame illustrated in FIG. 5A, the pixels can be in any state, and in this example, all the rows are at 0 volts, and all the columns are at +5 volts. With these applied voltages, all pixels are stable in their existing actuated or relaxed states.


In the FIG. 5A frame, pixels (1,1), (1,2), (2,2), (3,2) and (3,3) are actuated. To accomplish this, during a “line time” for row 1, columns 1 and 2 are set to −5 volts, and column 3 is set to +5 volts. This does not change the state of any pixels, because all the pixels remain in the 3-7 volt stability window. Row 1 is then strobed with a pulse that goes from 0, up to 5 volts, and back to zero. This actuates the (1,1) and (1,2) pixels and relaxes the (1,3) pixel. No other pixels in the array are affected. To set row 2 as desired, column 2 is set to −5 volts, and columns 1 and 3 are set to +5 volts. The same strobe applied to row 2 will then actuate pixel (2,2) and relax pixels (2,1) and (2,3). Again, no other pixels of the array are affected. Row 3 is similarly set by setting columns 2 and 3 to −5 volts, and column 1 to +5 volts. The row 3 strobe sets the row 3 pixels as shown in FIG. 5A. After writing the frame, the row potentials are zero, and the column potentials can remain at either +5 or −5 volts, and the display is then stable in the arrangement of FIG. 5A. It will be appreciated that the same procedure can be employed for arrays of dozens or hundreds of rows and columns. It will also be appreciated that the timing, sequence, and levels of voltages used to perform row and column actuation can be varied widely within the general principles outlined above, and the above example is exemplary only, and any actuation voltage method can be used with the systems and methods described herein.



FIGS. 11A and 11B are system block diagrams illustrating an embodiment of a display device 40. The display device 40 can be, for example, a cellular or mobile telephone. However, the same components of display device 40 or slight variations thereof are also illustrative of various types of display devices such as televisions and portable media players.


The display device 40 includes a housing 41, a display 30, an antenna 43, a speaker 44, an input device 48, and a microphone 46. The housing 41 is generally formed from any of a variety of manufacturing processes as are well known to those of skill in the art, including injection molding, and vacuum forming. In addition, the housing 41 may be made from any of a variety of materials, including but not limited to plastic, metal, glass, rubber, and ceramic, or a combination thereof. In one embodiment the housing 41 includes removable portions (not shown) that may be interchanged with other removable portions of different color, or containing different logos, pictures, or symbols.


The display 30 of exemplary display device 40 may be any of a variety of displays, including a bi-stable display, as described herein. In other embodiments, the display 30 includes a flat-panel display, such as plasma, EL, OLED, STN LCD, or TFT LCD as described above, or a non-flat-panel display, such as a CRT or other tube device, as is well known to those of skill in the art. However, for purposes of describing the present embodiment, the display 30 includes an interferometric modulator display, as described herein.


The components of one embodiment of exemplary display device 40 are schematically illustrated in FIG. 11B. The illustrated exemplary display device 40 includes a housing 41 and can include additional components at least partially enclosed therein. For example, in one embodiment, the exemplary display device 40 includes a network interface 27 that includes an antenna 43 which is coupled to a transceiver 47. The transceiver 47 is connected to a processor 21, which is connected to conditioning hardware 52. The conditioning hardware 52 may be configured to condition a signal (e.g. filter a signal). The conditioning hardware 52 is connected to a speaker 44 and a microphone 46. The processor 21 is also connected to an input device 48 and a driver controller 29. The driver controller 29 is coupled to a frame buffer 28, and to an array driver 22, which in turn is coupled to a display array 30. A power supply 50 provides power to all components as required by the particular exemplary display device 40 design.


The network interface 27 includes the antenna 43 and the transceiver 47 so that the exemplary display device 40 can communicate with one ore more devices over a network. In one embodiment the network interface 27 may also have some processing capabilities to relieve requirements of the processor 21. The antenna 43 is any antenna known to those of skill in the art for transmitting and receiving signals. In one embodiment, the antenna transmits and receives RF signals according to the IEEE 802.11 standard, including IEEE 802.11(a), (b), or (g). In another embodiment, the antenna transmits and receives RF signals according to the BLUETOOTH standard. In the case of a cellular telephone, the antenna is designed to receive CDMA, GSM, AMPS or other known signals that are used to communicate within a wireless cell phone network. The transceiver 47 pre-processes the signals received from the antenna 43 so that they may be received by and further manipulated by the processor 21. The transceiver 47 also processes signals received from the processor 21 so that they may be transmitted from the exemplary display device 40 via the antenna 43.


In an alternative embodiment, the transceiver 47 can be replaced by a receiver. In yet another alternative embodiment, network interface 27 can be replaced by an image source, which can store or generate image data to be sent to the processor 21. For example, the image source can be a digital video disc (DVD) or a hard-disc drive that contains image data, or a software module that generates image data.


Processor 21 generally controls the overall operation of the exemplary display device 40. The processor 21 receives data, such as compressed image data from the network interface 27 or an image source, and processes the data into raw image data or into a format that is readily processed into raw image data. The processor 21 then sends the processed data to the driver controller 29 or to frame buffer 28 for storage. Raw data typically refers to the information that identifies the image characteristics at each location within an image. For example, such image characteristics can include color, saturation, and gray-scale level.


In one embodiment, the processor 21 includes a microcontroller, CPU, or logic unit to control operation of the exemplary display device 40. Conditioning hardware 52 generally includes amplifiers and filters for transmitting signals to the speaker 44, and for receiving signals from the microphone 46. Conditioning hardware 52 may be discrete components within the exemplary display device 40, or may be incorporated within the processor 21 or other components.


The driver controller 29 takes the raw image data generated by the processor 21 either directly from the processor 21 or from the frame buffer 28 and reformats the raw image data appropriately for high speed transmission to the array driver 22. Specifically, the driver controller 29 reformats the raw image data into a data flow having a raster-like format, such that it has a time order suitable for scanning across the display array 30. Then the driver controller 29 sends the formatted information to the array driver 22. Although a driver controller 29, such as a LCD controller, is often associated with the system processor 21 as a stand-alone Integrated Circuit (IC), such controllers may be implemented in many ways. They may be embedded in the processor 21 as hardware, embedded in the processor 21 as software, or fully integrated in hardware with the array driver 22.


Typically, the array driver 22 receives the formatted information from the driver controller 29 and reformats the video data into a parallel set of waveforms that are applied many times per second to the hundreds and sometimes thousands of leads coming from the display's x-y matrix of pixels.


In one embodiment, the driver controller 29, array driver 22, and display array 30 are appropriate for any of the types of displays described herein. For example, in one embodiment, driver controller 29 is a conventional display controller or a bi-stable display controller (e.g., an interferometric modulator controller). In another embodiment, array driver 22 is a conventional driver or a bi-stable display driver (e.g., an interferometric modulator display). In one embodiment, a driver controller 29 is integrated with the array driver 22. Such an embodiment is common in highly integrated systems such as cellular phones, watches, and other small area displays. In yet another embodiment, display array 30 is a typical display array or a bi-stable display array (e.g., a display including an array of interferometric modulators).


The input device 48 allows a user to control the operation of the exemplary display device 40. In one embodiment, input device 48 includes a keypad, such as a QWERTY keyboard or a telephone keypad, a button, a switch, a touch-sensitive screen, a pressure- or heat-sensitive membrane. In one embodiment, the microphone 46 is an input device for the exemplary display device 40. When the microphone 46 is used to input data to the device, voice commands may be provided by a user for controlling operations of the exemplary display device 40.


Power supply 50 can include a variety of energy storage devices as are well known in the art. For example, in one embodiment, power supply 50 is a rechargeable battery, such as a nickel-cadmium battery or a lithium ion battery. In another embodiment, power supply 50 is a renewable energy source, a capacitor, or a solar cell, including a plastic solar cell, and solar-cell paint. In another embodiment, power supply 50 is configured to receive power from a wall outlet.


In some implementations control programmability resides, as described above, in a driver controller which can be located in several places in the electronic display system. In some cases control programmability resides in the array driver 22. Those of skill in the art will recognize that the above-described optimization may be implemented in any number of hardware and/or software components and in various configurations.


The details of the structure of interferometric modulators that operate in accordance with the principles set forth above may vary widely. For example, FIGS. 6A-6C illustrate three different embodiments of the moving mirror structure. FIG. 6A is a cross section of the embodiment of FIG. 1, where a strip of metal material 14 is deposited on orthogonally extending supports 18. In FIG. 6B, the moveable reflective material 14 is attached to supports at the corners only, on tethers 32. In FIG. 6C, the moveable reflective material 14 is suspended from a deformable layer 34. This embodiment has benefits because the structural design and materials used for the reflective material 14 can be optimized with respect to the optical properties, and the structural design and materials used for the deformable layer 34 can be optimized with respect to desired mechanical properties. The production of various types of interferometric devices is described in a variety of published documents, including, for example, U.S. Published Application 2004/0051929. A wide variety of known techniques may be used to produce the above described structures involving a series of material deposition, patterning, and etching steps.


The amount of resolution required of a display varies greatly from application to application. By providing a display that has sufficient resolution to cover all applications, the cost of the display can be reduced through economies of scale. However, this high resolution can result in unnecessary driver costs to the user with low resolution needs. One embodiment provides an array of modulators, where the leads to the modulators are selectively coupled in order to actuate groups of sub-pixel elements. This reduces the lead count at the expense of unnecessary display resolution.



FIG. 7 illustrates an exemplary embodiment of a display 700. The display 700 includes an array of interferometric modulators 702. The modulators can include any of the interferometric modulators shown in FIGS. 6A, 6B, 6C, or can be of other manufacture. M row electrical conductors (R1-R4) are provided to select the row of modulators to be written to and N column electrical conductors (C1-C4) are provided to write to the modulators. 502 on the selected column. It is to be appreciated that the display can be manufactured include any number of rows or columns.


In one embodiment, adjacent row and column leads are electrically connectable via switches 704. The switches can include a fuse, antifuse, jumper pins, transistor, or other type of switching device. An example of an antifuse is described in “A Comparative Study of the On-Off Switching Behavior of Metal-Insulator-Metal Antifuses”, IEEE ELECTRON DEVICE LETTERS, Vol. 21, No. 6, June 2000, by Li, et al. In one embodiment, the switches are in “closed” state and can be placed in a “open” state by application of an electrical signal, such as a large current. For example, if the switch comprises a fuse, the large current shorts the fuse causing an open circuit. In another embodiment, the switches are in an “open” state and can be placed in a “closed” state by application of an electrical signal, such as a large current. For example, if the switches 704 comprise an antifuse, the electrical signal causes the switch to go from an “open” to a “closed” position. Furthermore, in one embodiment, the operation of the switches 704 can be programmatically controlled. In this embodiment, each of the switches 704 can be connected to a control circuit for operable control thereof.


By modifying the state of the switches, a resolution characteristic of the display can be configured. A single manufacturing process may be employed to create displays offering different resolution characteristics. The state, i.e., open or closed, of the switch can be selected subsequent to manufacture and prior to sale to a vendor or a customer. In one embodiment, if the switches are programmatically controllable, the resolution characteristic of the display can be modified by a controller of the display.


For exemplary purpose, two customers may both purchase display illustrated in FIG. 7. However, a first customer may require the full resolution of the display, for example 600 dpi, for his application while the second customer only wants a quarter of the available resolution, in the present example of 150 dpi, for his application. In this case the first customer may buy the display where all the switches 704 are open circuited. The second customer may be provided a display where half of the switches 704 are “closed”, e.g., each pair of adjacent columns or rows are electrically tied together, and the other half are “open” which provides one quarter the number of addressable pixel elements where each pixel element is four times the size of the pixels elements in the maximum resolution display. Any combination of switches using any array size can be supported in a likewise fashion. Moreover, the pixel sizes need not be uniform in size or shape throughout the array.


In one embodiment, the switches connect non-adjacent columns or rows. For example, as is shown in FIG. 8, certain switches 704 connect rows or columns, that may be 1, 2, 3, . . . , N rows or columns apart from each other. Depending on the embodiment, a selected row or column may be connected to one or more (including all) of the other rows or columns in the display. Furthermore, in one embodiment, certain rows or columns are not connected via one of the switches 704 to other columns or rows. For example, with reference to FIG. 8, it can be seen from visual inspection that the top two rows are not connected the switches to the bottom two rows.



FIGS. 9A-9F illustrate aspects of a process flow for fabricating a fuse during a fabrication process of interferometric modulators in a display. The example described below is only for the ease of understanding the embodiments described herein. Any MEMS structure that uses an air gap and electrostatic attraction could use the methods and structures described herein. In addition, any MEMS structure having a moveable element separated from its activation layer by a dielectric material, having a moving element and a moving activation layer/element, or having a moving element that touches a dielectric layer/element could use the methods and structures described herein.


In FIG. 9A, a layer 904 is formed on a transparent substrate 908. In one embodiment, the layer 904 may be a metal layer. In one embodiment, the layer 904 may include a Cr layer 912 and an ITO layer 914. Referring now to FIG. 9B, a dielectric stack 916 is then deposited on the layer 904 and then etched. FIG. 9B shows that, after the dielectric stack 916 is deposited, a sacrificial layer 920 is deposited on the dielectric stack and then etched to form holes 922 as shown in FIG. 9C. FIG. 9D shows a planarization layer 924 that has been deposited in the holes 922 of the sacrificial layer. As is shown in FIG. 9E, a mechanical layer 928 is then formed over the sacrificial layer 920 and planarization layer 924. In one embodiment, the mechanical layer 928 may have a reflective surface. In one embodiment, a fuse (switch) 934 is also patterned using the mechanical layer 928. The fuse 934 connects selected rows and or columns in the display. It is noted that the layers under the fuse 934 may include any suitable material, e.g., one or more layers may be fabricated using the deposition materials described above or otherwise. As can be seen in FIG. 9F, a selective etchant is used to remove the sacrificial layer 920, creating an air gap 930 beneath the mechanical layer 928 and over the dielectric stack 916.



FIG. 10 is a flowchart illustrating an exemplary process of configuring a display device to have a selected resolution characteristic. Depending on the embodiment, additional steps may be added, others removed, and the ordering of the steps rearranged. The flowchart of FIG. 10 is generally to configuring a display where the switch elements include fuses. It is to be appreciated that the process flow could be adapted for use wherein the switches comprise antifuses, transistors or otherwise.


Starting at a step 1000, it is determined which pixels of the display should be made independent, i.e., determine which fuses should remain unshorted. Continuing to a step 1004, the fuse that is to be blown, i.e., put in an “open” state, is identified. Next, at a step 1008, a current source is connected to the appropriate lines in the display. Moving to a step 1012, the current source is activated and the respective fuse is blown. Proceeding to a decision step 1016, it is determined whether all required fuses have been activated. If all required fuses have been not been activated, the process return to state 1004. However, if all required fuses have been activated, the process ends.


Various embodiments have been described above. Although described with reference to these specific embodiments, the descriptions are intended to be illustrative and are not intended to be limiting. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined in the appended claims.

Claims
  • 1. An apparatus having a display, the apparatus comprising: an array comprising a plurality of rows and columns of interferometric modulators; anda plurality of electrical conductors, each of the electrical conductors connecting to one of the plurality rows or columns, at least two of the conductors being configured to be selectively electrically interconnected by a switch mean thereby modifying a resolution characteristic of at least a region of the display by altering the number of interferometric modulators that are individually addressable,wherein the at least two conductors are connected respectively to rows or columns that are physically non-adjacent with respect to each other.
  • 2. The apparatus of claim 1, wherein the at least two conductors are connected via, at least in part, an antifuse.
  • 3. The apparatus of claim 2, wherein the antifuse is fabricated during a fabrication process of the array of interferometric modulators.
  • 4. The apparatus of claim 1, wherein the at least two conductors are connected via, at least in part, a transistor.
  • 5. The apparatus of claim 1, further comprising: a processor that is in electrical communication with said display, said processor being configured to process image data;a memory device in electrical communication with said processor.
  • 6. The display system as recited in claim 5, further comprising: a first controller configured to send at least one signal to said display; anda second controller configured to send at least a portion of said image data to said first controller.
  • 7. The display system as recited in claim 5, further comprising: an image source module configured to send said image data to said processor.
  • 8. The display system as recited in claim 7, wherein said image source module comprises at least one of a receiver, transceiver, and transmitter.
  • 9. The display system as recited in claim 5, further comprising: an input device configured to receive input data and to communicate said input data to said processor.
  • 10. A display, comprising: an array comprising a plurality of rows and columns of interferometric modulators; anda plurality of electrical conductors, each of the electrical conductors connecting to one of the plurality rows or columns, at least two of the conductors being electrically connected together, at least two of the conductors being configured connected together by a switch mean, at least two of the conductors being configured to be selectively electrically disconnected by said switch mean thereby modifying a resolution characteristic of at least a region of the display by altering the number of interferometric modulators that are individually addressable,wherein the at least two conductors are connected respectively to rows or columns that are physically non-adjacent with respect to each other.
  • 11. The display of claim 10, wherein the at least two conductors are connected via, at least in part, a fuse.
  • 12. The display of claim 11, wherein the fuse is fabricated during a fabrication process of the array of interferometric modulators.
  • 13. The display of claim 10, wherein the at least two conductors are connected via, at least in part, a transistor.
  • 14. An apparatus having a display, the apparatus comprising: an array comprising a plurality of rows and columns of interferometric modulators; anda plurality of electrical conductors, each of the electrical conductors connecting to one of the plurality rows or columns, at least two of the conductors being configured to be selectively electrically interconnected by a switch mean thereby modifying a resolution characteristic of at least a region of the display by altering the number of interferometric modulators that are individually addressable,wherein the at least two conductors are connected via, at least in part, an antifuse.
  • 15. The apparatus of claim 14, wherein the antifuse is fabricated during a fabrication process of the array of interferometric modulators.
  • 16. A display, comprising: an array comprising a plurality of rows and columns of interferometric modulators; anda plurality of electrical conductors, each of the electrical conductors connecting to one of the plurality rows or columns, at least two of the conductors being electrically connected together, at least two of the conductors being configured connected together by a switch mean, at least two of the conductors being configured to be selectively electrically disconnected by said switch mean thereby modifying a resolution characteristic of at least a region of the display by altering the number of interferometric modulators that are individually addressable,wherein the at least two conductors are connected via, at least in part, a fuse.
  • 17. The display of claim 16, wherein the fuse is fabricated during a fabrication process of the array of interferometric modulators.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/613,379, filed Sep. 27, 2004, the entirety of which is hereby incorporated by reference herein.

US Referenced Citations (321)
Number Name Date Kind
3982239 Sherr Sep 1976 A
4403248 te Velde Sep 1983 A
4441791 Hornbeck Apr 1984 A
4459182 te Velde Jul 1984 A
4482213 Piliavin et al. Nov 1984 A
4500171 Penz et al. Feb 1985 A
4519676 te Velde May 1985 A
4566935 Hornbeck Jan 1986 A
4571603 Hornbeck et al. Feb 1986 A
4596992 Hornbeck Jun 1986 A
4615595 Hornbeck Oct 1986 A
4662746 Hornbeck May 1987 A
4681403 te Velde et al. Jul 1987 A
4709995 Kuribayashi et al. Dec 1987 A
4710732 Hornbeck Dec 1987 A
4856863 Sampsell et al. Aug 1989 A
4859060 Katagiri et al. Aug 1989 A
4954789 Sampsell Sep 1990 A
4956619 Hornbeck Sep 1990 A
4982184 Kirkwood Jan 1991 A
5018256 Hornbeck May 1991 A
5028939 Hornbeck et al. Jul 1991 A
5037173 Sampsell et al. Aug 1991 A
5055833 Hehlen et al. Oct 1991 A
5061049 Hornbeck Oct 1991 A
5078479 Vuilleumier Jan 1992 A
5079544 DeMond et al. Jan 1992 A
5083857 Hornbeck Jan 1992 A
5096279 Hornbeck et al. Mar 1992 A
5099353 Hornbeck Mar 1992 A
5124834 Cusano et al. Jun 1992 A
5142405 Hornbeck Aug 1992 A
5142414 Koehler et al. Aug 1992 A
5162787 Thompson et al. Nov 1992 A
5168406 Nelson Dec 1992 A
5170156 DeMond et al. Dec 1992 A
5172262 Hornbeck Dec 1992 A
5179274 Sampsell Jan 1993 A
5192395 Boysel et al. Mar 1993 A
5192946 Thompson et al. Mar 1993 A
5206629 DeMond et al. Apr 1993 A
5212582 Nelson May 1993 A
5214419 DeMond et al. May 1993 A
5214420 Thompson et al. May 1993 A
5216537 Hornbeck Jun 1993 A
5226099 Mignardi et al. Jul 1993 A
5227900 Inaba et al. Jul 1993 A
5231532 Magel et al. Jul 1993 A
5233385 Sampsell Aug 1993 A
5233456 Nelson Aug 1993 A
5233459 Bozler et al. Aug 1993 A
5254980 Hendrix et al. Oct 1993 A
5272473 Thompson et al. Dec 1993 A
5278652 Urbanus et al. Jan 1994 A
5280277 Hornbeck Jan 1994 A
5287096 Thompson et al. Feb 1994 A
5287215 Warde et al. Feb 1994 A
5296950 Lin et al. Mar 1994 A
5305640 Boysel et al. Apr 1994 A
5312513 Florence et al. May 1994 A
5323002 Sampsell et al. Jun 1994 A
5325116 Sampsell Jun 1994 A
5327286 Sampsell et al. Jul 1994 A
5331454 Hornbeck Jul 1994 A
5339116 Urbanus et al. Aug 1994 A
5341267 Whitten et al. Aug 1994 A
5365283 Doherty et al. Nov 1994 A
5411769 Hornbeck May 1995 A
5444566 Gale et al. Aug 1995 A
5446479 Thompson et al. Aug 1995 A
5448314 Heimbuch et al. Sep 1995 A
5452024 Sampsell Sep 1995 A
5454906 Baker et al. Oct 1995 A
5457493 Leddy et al. Oct 1995 A
5457566 Sampsell et al. Oct 1995 A
5459602 Sampsell Oct 1995 A
5461411 Florence et al. Oct 1995 A
5481274 Aratani et al. Jan 1996 A
5483260 Parks et al. Jan 1996 A
5488505 Engle Jan 1996 A
5489952 Gove et al. Feb 1996 A
5497172 Doherty et al. Mar 1996 A
5497197 Gove et al. Mar 1996 A
5499062 Urbanus Mar 1996 A
5506597 Thompson et al. Apr 1996 A
5515076 Thompson et al. May 1996 A
5517347 Sampsell May 1996 A
5523803 Urbanus et al. Jun 1996 A
5526051 Gove et al. Jun 1996 A
5526172 Kanack Jun 1996 A
5526688 Boysel et al. Jun 1996 A
5535047 Hornbeck Jul 1996 A
5548301 Kornher et al. Aug 1996 A
5551293 Boysel et al. Sep 1996 A
5552924 Tregilgas Sep 1996 A
5552925 Worley Sep 1996 A
5563398 Sampsell Oct 1996 A
5567334 Baker et al. Oct 1996 A
5570135 Gove et al. Oct 1996 A
5578976 Yao Nov 1996 A
5581272 Conner et al. Dec 1996 A
5583688 Hornbeck Dec 1996 A
5589852 Thompson et al. Dec 1996 A
5597736 Sampsell Jan 1997 A
5598565 Reinhardt Jan 1997 A
5600383 Hornbeck Feb 1997 A
5602671 Hornbeck Feb 1997 A
5606441 Florence et al. Feb 1997 A
5608468 Gove et al. Mar 1997 A
5610438 Wallace et al. Mar 1997 A
5610624 Bhuva Mar 1997 A
5610625 Sampsell Mar 1997 A
5612713 Bhuva et al. Mar 1997 A
5613103 Nobutani et al. Mar 1997 A
5619061 Goldsmith et al. Apr 1997 A
5619365 Rhoads et al. Apr 1997 A
5619366 Rhoads et al. Apr 1997 A
5629790 Neukermans et al. May 1997 A
5633652 Kanbe et al. May 1997 A
5636052 Arney et al. Jun 1997 A
5638084 Kalt Jun 1997 A
5638946 Zavracky Jun 1997 A
5646768 Kaeiyama Jul 1997 A
5650834 Nakagawa et al. Jul 1997 A
5650881 Hornbeck Jul 1997 A
5654741 Sampsell et al. Aug 1997 A
5657099 Doherty et al. Aug 1997 A
5659374 Gale, Jr. et al. Aug 1997 A
5665997 Weaver et al. Sep 1997 A
5745193 Urbanus et al. Apr 1998 A
5745281 Yi et al. Apr 1998 A
5754160 Shimizu et al. May 1998 A
5771116 Miller et al. Jun 1998 A
5784189 Bozler et al. Jul 1998 A
5784212 Hornbeck Jul 1998 A
5808780 McDonald Sep 1998 A
5818095 Sampsell Oct 1998 A
5835255 Miles Nov 1998 A
5842088 Thompson Nov 1998 A
5867302 Fleming et al. Feb 1999 A
5912758 Knipe et al. Jun 1999 A
5943158 Ford et al. Aug 1999 A
5959763 Bozler et al. Sep 1999 A
5966235 Walker et al. Oct 1999 A
5986796 Miles Nov 1999 A
6020873 Hori Feb 2000 A
6028690 Carter et al. Feb 2000 A
6038056 Florence et al. Mar 2000 A
6040937 Miles Mar 2000 A
6049317 Thompson et al. Apr 2000 A
6055090 Miles Apr 2000 A
6061075 Nelson et al. May 2000 A
6099132 Kaeriyama Aug 2000 A
6100872 Aratani et al. Aug 2000 A
6113239 Sampsell et al. Sep 2000 A
6147790 Meier et al. Nov 2000 A
6160833 Floyd et al. Dec 2000 A
6180428 Peeters et al. Jan 2001 B1
6201633 Peeters et al. Mar 2001 B1
6232936 Gove et al. May 2001 B1
6246398 Koo Jun 2001 B1
6275326 Bhalla et al. Aug 2001 B1
6282010 Sulzbach et al. Aug 2001 B1
6295154 Laor et al. Sep 2001 B1
6304297 Swan Oct 2001 B1
6323982 Hornbeck Nov 2001 B1
6327071 Kimura Dec 2001 B1
6356085 Ryat et al. Mar 2002 B1
6356254 Kimura Mar 2002 B1
6429601 Friend et al. Aug 2002 B1
6433917 Mei et al. Aug 2002 B1
6446486 DeBoer et al. Sep 2002 B1
6447126 Hornbeck Sep 2002 B1
6465355 Horsley Oct 2002 B1
6466358 Tew Oct 2002 B2
6473274 Maimone et al. Oct 2002 B1
6480177 Doherty et al. Nov 2002 B2
6496122 Sampsell Dec 2002 B2
6501107 Sinclair et al. Dec 2002 B1
6507330 Handschy et al. Jan 2003 B1
6507331 Schlangen et al. Jan 2003 B1
6545335 Chua et al. Apr 2003 B1
6548908 Chua et al. Apr 2003 B2
6549338 Wolverton et al. Apr 2003 B1
6552840 Knipe Apr 2003 B2
6574033 Chui et al. Jun 2003 B1
6589625 Kothari et al. Jul 2003 B1
6593934 Liaw et al. Jul 2003 B1
6600201 Hartwell et al. Jul 2003 B2
6606175 Sampsell et al. Aug 2003 B1
6625047 Coleman, Jr. Sep 2003 B2
6630786 Cummings et al. Oct 2003 B2
6632698 Ives Oct 2003 B2
6643069 Dewald Nov 2003 B2
6650455 Miles Nov 2003 B2
6666561 Blakley Dec 2003 B1
6674090 Chua et al. Jan 2004 B1
6674562 Miles Jan 2004 B1
6680792 Miles Jan 2004 B2
6710908 Miles et al. Mar 2004 B2
6741377 Miles May 2004 B2
6741384 Martin et al. May 2004 B1
6741503 Farris et al. May 2004 B1
6747785 Chen et al. Jun 2004 B2
6750876 Atsatt et al. Jun 2004 B1
6762873 Coker et al. Jul 2004 B1
6775174 Huffman et al. Aug 2004 B2
6778155 Doherty et al. Aug 2004 B2
6781643 Watanabe et al. Aug 2004 B1
6787384 Okumura Sep 2004 B2
6787438 Nelson Sep 2004 B1
6788520 Behin et al. Sep 2004 B1
6794119 Miles Sep 2004 B2
6811267 Allen et al. Nov 2004 B1
6813060 Garcia et al. Nov 2004 B1
6819469 Koba Nov 2004 B1
6822628 Dunphy et al. Nov 2004 B2
6825835 Sano et al. Nov 2004 B2
6829132 Martin et al. Dec 2004 B2
6853129 Cummings et al. Feb 2005 B1
6855610 Tung et al. Feb 2005 B2
6859218 Luman et al. Feb 2005 B1
6861277 Monroe et al. Mar 2005 B1
6862022 Slupe Mar 2005 B2
6862029 D'Souza et al. Mar 2005 B1
6867896 Miles Mar 2005 B2
6870581 Li et al. Mar 2005 B2
6903860 Ishii Jun 2005 B2
7006071 Bu Feb 2006 B2
7123216 Miles Oct 2006 B1
7161728 Sampsell et al. Jan 2007 B2
7187423 Ozaki et al. Mar 2007 B2
7196837 Sampsell et al. Mar 2007 B2
7369124 Nakano et al. May 2008 B2
20010003487 Miles Jun 2001 A1
20010034075 Onoya Oct 2001 A1
20010043171 Van Gorkom et al. Nov 2001 A1
20010046081 Hayashi et al. Nov 2001 A1
20010051014 Behin et al. Dec 2001 A1
20020000959 Colgan et al. Jan 2002 A1
20020005827 Kobayashi Jan 2002 A1
20020012159 Tew Jan 2002 A1
20020015215 Miles Feb 2002 A1
20020024711 Miles Feb 2002 A1
20020036304 Ehmke et al. Mar 2002 A1
20020050882 Hyman et al. May 2002 A1
20020054424 Miles et al. May 2002 A1
20020075226 Lippincott Jun 2002 A1
20020075555 Miles Jun 2002 A1
20020093722 Chan et al. Jul 2002 A1
20020097133 Charvet et al. Jul 2002 A1
20020126364 Miles Sep 2002 A1
20020179421 Williams et al. Dec 2002 A1
20020186108 Hallbjorner Dec 2002 A1
20030004272 Power Jan 2003 A1
20030043157 Miles Mar 2003 A1
20030072070 Miles Apr 2003 A1
20030112230 Maeda et al. Jun 2003 A1
20030122773 Washio et al. Jul 2003 A1
20030137215 Cabuz Jul 2003 A1
20030137521 Zehner et al. Jul 2003 A1
20030189536 Ruigt Oct 2003 A1
20030202264 Weber et al. Oct 2003 A1
20030202265 Reboa et al. Oct 2003 A1
20030202266 Ring et al. Oct 2003 A1
20040008396 Stappaerts Jan 2004 A1
20040022044 Yasuoka et al. Feb 2004 A1
20040026757 Crane et al. Feb 2004 A1
20040027701 Ishikawa Feb 2004 A1
20040051929 Sampsell et al. Mar 2004 A1
20040058532 Miles et al. Mar 2004 A1
20040080807 Chen et al. Apr 2004 A1
20040145049 McKinnell et al. Jul 2004 A1
20040147056 McKinnell et al. Jul 2004 A1
20040160143 Shreeve et al. Aug 2004 A1
20040174583 Chen et al. Sep 2004 A1
20040179281 Reboa Sep 2004 A1
20040212026 Van Brocklin et al. Oct 2004 A1
20040217378 Martin et al. Nov 2004 A1
20040217919 Pichl et al. Nov 2004 A1
20040218251 Piehl et al. Nov 2004 A1
20040218334 Martin et al. Nov 2004 A1
20040218341 Martin et al. Nov 2004 A1
20040223204 Mao et al. Nov 2004 A1
20040227493 Van Brocklin et al. Nov 2004 A1
20040240032 Miles Dec 2004 A1
20040240138 Martin et al. Dec 2004 A1
20040245588 Nikkel et al. Dec 2004 A1
20040263944 Miles et al. Dec 2004 A1
20050001828 Martin et al. Jan 2005 A1
20050012577 Pillans et al. Jan 2005 A1
20050038950 Adelmann Feb 2005 A1
20050057442 Way Mar 2005 A1
20050068583 Gutkowski et al. Mar 2005 A1
20050069209 Damera-Venkata et al. Mar 2005 A1
20050116924 Sauvante et al. Jun 2005 A1
20050168431 Chui Aug 2005 A1
20050206991 Chui et al. Sep 2005 A1
20050286113 Miles Dec 2005 A1
20050286114 Miles Dec 2005 A1
20060044246 Mignard Mar 2006 A1
20060044298 Mignard et al. Mar 2006 A1
20060044928 Chui et al. Mar 2006 A1
20060056000 Mignard Mar 2006 A1
20060057754 Cummings Mar 2006 A1
20060066542 Chui Mar 2006 A1
20060066553 Deane Mar 2006 A1
20060066559 Chui et al. Mar 2006 A1
20060066560 Gally et al. Mar 2006 A1
20060066561 Chui et al. Mar 2006 A1
20060066594 Tyger Mar 2006 A1
20060066597 Sampsell Mar 2006 A1
20060066601 Kothari et al. Mar 2006 A1
20060066937 Chui Mar 2006 A1
20060066938 Chui Mar 2006 A1
20060067648 Chui et al. Mar 2006 A1
20060067653 Gally et al. Mar 2006 A1
20060077127 Sampsell et al. Apr 2006 A1
20060077505 Chui et al. Apr 2006 A1
20060077520 Chui et al. Apr 2006 A1
20060103613 Chui May 2006 A1
Foreign Referenced Citations (38)
Number Date Country
0295802 Dec 1988 EP
0300754 Jan 1989 EP
0306308 Mar 1989 EP
0318050 May 1989 EP
0 417 523 Mar 1991 EP
0 467 048 Jan 1992 EP
0570906 Nov 1993 EP
0608056 Jul 1994 EP
0655725 May 1995 EP
0 667 548 Aug 1995 EP
0725380 Aug 1996 EP
0852371 Jul 1998 EP
0911794 Apr 1999 EP
1 017 038 Jul 2000 EP
1 146 533 Oct 2001 EP
1343190 Sep 2003 EP
1345197 Sep 2003 EP
1381023 Jan 2004 EP
1473691 Nov 2004 EP
2401200 Nov 2004 GB
2002 175053 Jun 2002 JP
2004-29571 Jan 2004 JP
2004 004553 Aug 2004 JP
WO 9530924 Nov 1995 WO
WO 9717628 May 1997 WO
WO 9952006 Oct 1999 WO
WO 0173937 Oct 2001 WO
WO 03007049 Jan 2003 WO
WO 03015071 Feb 2003 WO
WO 03044765 May 2003 WO
WO 03060940 Jul 2003 WO
WO 03069413 Aug 2003 WO
WO 03073151 Sep 2003 WO
WO 03079323 Sep 2003 WO
WO 03090199 Oct 2003 WO
WO 2004006003 Jan 2004 WO
WO 2004026757 Apr 2004 WO
WO 2004049034 Jun 2004 WO
Related Publications (1)
Number Date Country
20060066598 A1 Mar 2006 US
Provisional Applications (1)
Number Date Country
60613379 Sep 2004 US