Method and device for fault location in a multi-terminal transmission system

Information

  • Patent Grant
  • 12021374
  • Patent Number
    12,021,374
  • Date Filed
    Friday, March 29, 2019
    5 years ago
  • Date Issued
    Tuesday, June 25, 2024
    6 months ago
Abstract
A method of protection can be used in response to a fault in a multi-terminal power transmission system that includes a first transmission line section connecting a first terminal to a transmission line junction, a second transmission line section connecting a second terminal to the transmission line junction and a third transmission line section connecting a third terminal to the transmission line junction. The fault being located in one of the first, second or third transmission line sections. The section having the fault can be determined based on a number of calculations and other factors and a switching device can be controlled according to the identification of the section having the fault.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a national stage application of International Application No. PCT/IB2019/052605, filed on Mar. 29, 2019, which application claims priority to India Patent Application No. 201841012259, filed on Mar. 31, 2018, which applications are hereby incorporated herein by reference.


TECHNICAL FIELD

The present disclosure relates in general to fault localization in power transmission systems. More specifically, the present invention relates to fault localization in a multi-terminal transmission system using only current measurements.


BACKGROUND

Multi-terminal power transmission lines are used to integrate renewable power, or to supply power, to bulk industrial loads. Multi-terminal or tapped mixed lines provide a feasible solution to provide power at minimum cost. Multi-terminal mixed or tapped lines are transmission lines comprising of both overhead lines (OHL) and cables that are usually underground (UGC), that are connected at one or more taps or junctions. Using multi-terminal/tapped mixed lines saves the costs associated with building substation and installing measurement transformers at tap/junction points. There has been a huge growth in the number of multi-terminal/tapped lines mainly due to increased renewable integration to the grid.


Auto-reclosing is vital for the reliability of power system. Introducing tap in a main overhead line (OHL) and connected underground cable (UGC) complicates the auto-reclosing philosophy. To define the auto-reclosing of a multi-terminal mixed line, fault section identification information is required. In general, when the fault is in an OHL, auto-reclosing is permitted for two or three times as most of the faults in OHL are transient faults. On the other hand, for fault in cables, auto-reclosing is not permitted because majority of the cable faults are rather of a permanent nature. The case becomes more challenging in case of multi-terminal mixed lines where the auto reclosing is to be enabled only for a fault in an overhead line and blocked for a fault in a cable.


In order to accurately identify whether the fault is in an overhead line or in a cable, typically voltage and current measurements are required. This adds an overhead in case of multi-terminal lines as there are three or more terminals and measurement equipment are to be provided for each terminal and tap/junction points. These power systems may or may not have both voltage and current measurements at each terminal. Especially, there may not be measurement equipment at each tap/junction point.


There is accordingly a need for determining the fault section with limited measurements at various locations of the multi-terminal power transmission system, in order to accurately enable auto-reclosing in such systems.


Accurate fault location in such transmission lines is equally important for maintenance crew to reach the fault point and undertake repair quickly. Quick identification of fault location improves the reliability, availability and save the revenue loss for the utilities.


In case of multi-terminal lines, numerous methods are employed to identify fault location. Known techniques for determining fault location typically rely on both voltage and current measurements, negative sequence quantities and knowledge of fault type or fault loop information. In multi-terminal mixed lines, such measurements or knowledge of fault type or fault loop may not be available. Also, methods based on specific fault type or fault loop information, or specific measurements may not work for all fault cases, or power system configurations.


Thus, in addition to determining the fault section with limited measurements, it is desired to have accurate fault location with limited measurements and fault information.


SUMMARY

Various aspects of the present invention relate to protection in response to a fault or fault protection in a multi-terminal power transmission system (power transmission system). In accordance with various embodiments, the power transmission system includes one or more overheard lines and one or more cables, wherein two or more transmission lines are connected at one or more tap or junctions. In other words, the power transmission system is a mixed or hybrid transmission system having a combination of overhead lines and cables. Further, the transmission system can have single or double circuit lines connecting different power systems.


The power transmission system connects three or more terminals, with at least a first terminal, a second terminal and a third terminal. Here the three or more terminals are connected by two or more transmission lines, with at least a first transmission line and a second transmission line. The two or more transmission lines are connected at one or more tap or junction points. For instance, the first and second transmission lines are connected at a junction. Thus, various line sections (sections) are formed between terminals and taps/junctions. In case of a three terminal system having three terminals connected by two transmission lines at a junction, there are three sections—a first section between the first terminal and the junction, a second section between the second terminal and the junction, and a third section between the third terminal and the junction. Also, at least one of the two transmission lines is an overhead line and the other a cable. Accordingly, one or more sections are overhead line sections or cables.


The present invention discloses a method for protection in response to a fault (or disturbance) in the multi-terminal power transmission system. The fault (or disturbance) can be in a section of the one or more sections of the power transmission system. Such a fault can happen due to a temporary disturbance (e.g. due to bad weather conditions), due to insulation failure and so forth. The method determines which section of the power transmission system has the fault, using only current measurements, to correctly perform auto-reclosing operations. The method can also determine the location of the fault (i.e. distance from a terminal) on the section.


The method is performed with an Intelligent Electronic Device (IED) associated with the power transmission system. For example, the method can be implemented with an IED associated with a terminal such as one of the first, second and third terminals of the system.


The method includes obtaining pre-fault and during-fault measurements of currents for each terminal of the power transmission system. The current measurements can be obtained using measurement equipment such as current transformers, sensor-based measurement equipment (e.g. Rogowski coils, non-conventional instrument transformers etc.) and the like, which provide a signal corresponding to currents as sensed from the line. The IED receives the signal from the measurement equipment and processes the same to obtain the pre-fault and during-fault current measurements. Alternately, another power system device such as a disturbance recorder can process the current signals and provide the same to the IED.


The method further includes calculating pre-fault and during-fault values of positive sequence current phasors from the pre-fault and during-fault measurements of currents for each terminal. The IED can calculate current phasors (e.g. using suitable phasor calculation such as Fourier calculations etc.), from the current measurements. Positive sequence quantities can be derived by using methods such as symmetrical component analysis etc.


In addition, the method includes calculating at least two values of a fault section index for each section. For example, two values for a fault section index can be calculated for one section. For calculating the value for a section, the following are utilized:

    • an assumed value for fault location;
    • a difference between the pre-fault and the during-fault values of the positive sequence current phasors for two terminals;
    • a length of the section;
    • source impedances of the two terminals; and
    • line parameters of the corresponding section.


The assumed value for the fault location can be a value of ‘0’, in case the fault location is assumed to be on the beginning of the section, ‘1’ in case the fault location is assumed to be at the end of the section. Thus one value can be calculated for ‘0’ and another value can be calculated for ‘1’, where 1 corresponds the length of the section.


In some embodiments, several values for fault location are assumed. This can be starting from ‘0’ and incremented in small amounts (e.g. 0.1). Here, identifying the section having the fault includes calculating a location of the fault by calculating a plurality of values for the fault section index based on the plurality of assumed values for the fault location.


The difference between the pre-fault and during-fault positive sequence current phasors is calculated for the phasors of two terminals. The terminals include the terminal of the section, and one other terminal. Consider a system having terminals A, B and C, and sections AJ, BJ and CJ, where AJ is the section between terminal A and junction J, BJ is the section between terminal B and J, and CJ is the section between terminal C and J. Here, for section AJ, the phasors for terminal A and that of terminal B or C are used.


The assumed value, the difference between the current phasors, are used with source impedances of the two terminals and line parameters of the corresponding section. For example, for section AJ, fault section index (KA0, KA1) can be calculated as follows:








K

A

0


=




"\[LeftBracketingBar]"




I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






"\[RightBracketingBar]"


-



"\[LeftBracketingBar]"



Q

1


T

1




"\[RightBracketingBar]"








K

A

1


=




"\[LeftBracketingBar]"




I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






"\[RightBracketingBar]"


-



"\[LeftBracketingBar]"



P

1


S

1




"\[RightBracketingBar]"








Here, KA0 is with assumed value of ‘0’ for the fault location, and is for an assumed value of ‘1’ for the fault location. The difference between pre-fault and during-fault positive sequence current phasors of terminal B is IB1−IB1,pre and terminal A is IA1−IA1,pre. Further, P1, Q1, S1 and T1 are calculated using the source impedances and line parameters as follows:

P1=ABJZJB0+BBJZJJ0
Q1=ABJZBB0+BBJZBJ0
S1=AAJZJA0+BAJZJJ0
T1=AAJZBA0+BAJZBJ0


The ABCD parameters and source impedances can be used for calculating P1, Q1, S1 and T1:








A
AJ

=


Z
JJ
mod



Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod









B
AJ

=


-

Z
AJ
mod




Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod









A
BJ

=



1

Zc
BJ




tanh

(


γ
BJ



L
BJ

*
0.5

)


+

1

Zc

BJ
*

sinh
(


γ
BJ



L
BJ


)










B
BJ

=


-
1


Zc

BJ
*

sinh
(


γ
BJ



L
BJ


)









In the above,

    • Zmnmod the corresponding element of the modified bus impedance matrix after simply removing the elements corresponding to the faulted section AJ
    • Zij0 is the corresponding element of the original bus impedance matrix
    • ZcBJ is the surge impedance of line BJ, γBJ and LBJ are respectively propagation constant and lengths if the line BJ
    • ZCAJ is the surge impedance of line AJ, γAJ and LAJ are respectively propagation constant and lengths if the line AJ


The values calculated for the fault section index for each section are used for identifying the section having the fault. The section having the fault is identified based on a comparison of the values of the fault section index estimated for each section. For example, values of KA0, and KA1 are compared for section AJ, similarly values computed for section BJ are compared, and so forth. A criteria can be used for identifying the section with the fault. For example, when the two values (in case two values are computed) are of different signs (opposite polarity), then the corresponding section is determined to have the fault.


In the embodiments where several values for the fault section index are calculated, the plurality of values for the fault section index are compared with a threshold. The value which is closest to the threshold (e.g. less than or equal to the threshold) is considered to determine the fault location. The fault location corresponds the assumed value of the fault location, where the value for the fault section index is less than the threshold. Thus, this assumed value of fault location is selected as the fault location.


The identity of the fault section (i.e. it being an overhead line section or a cable) is used for controlling a switching device according to the identification. Here, auto-reclose is enabled based on the section being an overhead line section.


Thus, the IED at a terminal can receive the various current measurements and perform the various steps of the method to determine the faulted section (section having the fault). The IED has an interface for receiving the signals from the measurement equipment, and measurements from other IEDs (e.g. through wired/wireless communication). The IED has a processor configured to perform various steps involved in determining the faulted section. The processor can also performs steps in relation to determining the location of the fault on the section. The processor performs these steps based on information received on the interface and that stored on a memory of the IED. For instance the source impedances and line parameters can be stored in the memory and utilized with the pre-fault and during-fault information, to arrive at the faulted section or fault location.


In an embodiment, the method also includes calculating the source impedances for each terminal. Here, the source impedance for each terminal is calculated based on status of one or more circuit breakers connected at the terminal. The status of the circuit breakers is determined from a communication signal (e.g. a GOOSE communication). An admittance value of a circuit element connected through each circuit breaker is considered based on the status of the circuit breaker. For example, when the breaker is connected, the admittance value of the circuit element is considered. Otherwise, it is not considered. In accordance with the embodiment, the processor also calculates the values of the source impedances for each terminal. These are based on the status signals received at the interfaces.





BRIEF DESCRIPTION OF THE ACCOMPANYING DRAWINGS


FIG. 1 shows a three terminal tapped power transmission system, in accordance with an embodiment of the invention;



FIG. 2 is a simplified block diagram of an intelligent electronic device, in accordance with various embodiments of the invention;



FIG. 3 shows the three terminal system of FIG. 1 along with rest of the transmission network connected at the three buses;



FIG. 4 is an equivalent pi model of a section BJ of the three terminal system;



FIG. 5 is an equivalent pi model of a section AJ of the three terminal system with fault at F, dL kilometres from bus A;



FIG. 6 is a plot of a fault section index (KA) for various fault locations; and



FIG. 7 is a flowchart of a method for protection in response to a fault, in accordance with various embodiments of the present invention.





DETAILED DESCRIPTION

Various aspects of the present invention relate to protection in response to a fault or fault protection in a multi-terminal power transmission system (power transmission system). This is a mixed/tapped power transmission system.


An example of such a mixed/tapped power transmission is shown in FIG. 1. The transmission system shown in FIG. 1 is a three-terminal/tapped power transmission system. Bus A, Bus B and Bus C are the three terminals and J is the junction. Section AJ is an overhead line section of length LOHL1 km (or LAJ), section BJ is an overhead line section of length LOHL2 km (or LBJ) and section CJ is a cable (underground) of length LUGC km (or LCJ). The power transmission system shown in FIG. 1 will be relied on for explaining the method and device of the present invention. The invention however is not limited to the three-terminal system as shown in FIG. 1 and can be extended to other systems such as power systems having four or more terminals and single/double circuit lines, by making appropriate adaptations to the method/device for such systems.


The present invention discloses a method for protection in response to a fault (or disturbance) in case of such power transmission systems. The fault (or disturbance) can be in a section of the one or more sections of the power transmission system. For example, the fault can be on AJ, BJ or CJ. Such a fault can happen due to a temporary disturbance (e.g. due to bad weather conditions), due to insulation failure and so forth.


The method determines which section (AJ, BJ or CJ) of the power transmission system has the fault, using only current measurements, to correctly perform auto-reclosing operations. The method can also determine the location of the fault (i.e. distance from a terminal) on the section. In order to determine the faulted section and the fault location, synchronized current measurements for all terminals before the fault (pre-fault) and during the fault (as and when the fault is detected) are required.


The method is performed with an Intelligent Electronic Device (IED) associated with the power transmission system. For example, the method can be implemented with IED1 associated with terminal A or IED2 associated with terminal B. Each IED as shown in FIG. 1 has measurements for all terminals. For example, IED1 receives the current signals from current transformer (CT1) shown in FIG. 1 and obtains the current measurements for Bus A from the signals. Further, IED1 is in communication with other IEDS (IED2 and IED3) through a communication channel such as a fiber optic channel shown in FIG. 1. Thus, IED1 also has measurements for other terminals via communication from IED2 and IED3. The three (or more) IEDs of the power transmission system are synchronized with each other. This can be by synchronizing the clocks of these IEDs. Thus, the current measurements at all terminals are synchronized with each other.


An IED such as IED1 has an interface (202), a memory (204) and a processor (206), among other components, as shown in the simplified representation of an IED in FIG. 2.


The interface (202) receives signals from the measurement equipment, for example from CT1 in case of IED1. There could be separate I/O for receiving the current signals and communication signals from other IEDs. Each IED in accordance with the invention has one or more interfaces to receive/transmit signals. The memory (204) stores various information necessary to perform the method of the present invention. These can include measurements, source impedances, line parameters including line lengths, impedances etc. These can also include instructions that executable by the processor (206) to perform the steps of the method disclosed herein. The information in the memory can be uploaded to the IED, or calculated and stored during runtime. The processor (206) performs various steps of the method based on the information received via the interface using the information present in the memory.


The following describes the method of the invention, various steps of which are implemented using the IED (such as IED1, IED2 etc.) described hereinabove. The method will be described considering the example power transmission system shown in FIG. 1. Also, ABCDAJ shall denote the positive sequence line impedance parameters (ABCD matrix) of section AJ. ABCDBJ denotes positive sequence line impedance parameters of section BJ. ABCDCJ denotes positive sequence line impedance parameters of section CJ. Let us consider the fault at section AJ. In order to perform the method, source impedances for the terminals are required. The actual source impedances can be used. Alternately, the source impedances can be calculated from breaker status and line impedance data.


Considering the representation of the three terminal system as shown in FIG. 3, the bus admittance matrix of the equivalent network can be written as below:










Y
BUS

=

[




y
aa




y
aj




y
ab




y
ac






y
ja




y
jj




y
jb




y
jc






y
ba




y
bj




y
bb




y
bc






y
ca




y
cj




y
cb




y
cc




]





(
1
)







The diagonal elements yaa, yjj, ybb and ycc are calculated as the sum of all the admittances connected to the respective buses. For example, yaa is the sum of all the admittances connected to bus A. This shall depend on the status of the circuit breakers at the bus which can be received using a communication such as a GOOSE/GSSE or wired communication, namely SA1, SA2 . . . to SAn. If the breakers are closed, the corresponding impedances are connected to the bus A and thus has to be included in the calculation of element yaa. The series line impedance and shunt admittance of section AJ which are also connected to bus A through closed breaker SA are also included in the calculation of yaa.


In the calculations, the source impedance behind any bus is considered to be the equivalent of the impedances connected to the bus. This can be the impedances of the lines connected to the bus or the impedance of the transformer. In case of transformers, the transformer impedance is sufficient; and the LV voltage equivalent is not required.


For example, if all the breakers at bus A are closed, the element yaa can be calculated as,










y
aa

=


1

Z

A

1



+

1

Z

A

2



+

1

Z

A

3



+


1

Z

A

4







1

Z
Am



+

1

Z
AJ


+

1

Z
CA







(
2
)







If any of the breakers, for example, breaker SA3 is opened, then the term






1

Z

A

3







shall be removed from equation (2). Also, if any additional compensation devices are added to the system, the details shall be acquired and the corresponding impedance term can be added to the admittance calculation in equation (2). For example, if a series compensation device is added behind SA1 with may be 50% compensation, then correspondingly 0.5 times the effective impedance of the device can be incorporated to equation (2).


Similarly, yjj, ybb and ycc can be calculated as below in equations (3), (4) and (5)










y
jj

=


1

Z
CA


+

1

Z
CB


+

1

Z
CC


+

1

Z
AJ


+

1

Z
BJ


+

1

Z
CJ







(
3
)













y
bb

=


1

Z

B

1



+

1

Z

B

2



+

1

Z

B

3



+


1

Z

B

4







1

Z
Bn



+

1

Z
BJ


+

1

Z
CB







(
4
)













y
cc

=


1

Z

C

1



+

1

Z

C

2



+

1

Z

C

3



+


1

Z

C

4







1

Z
Cp



+

1

Z
CJ


+

1

Z
CC







(
5
)







Thus, the method utilizes the source impedances either that are uploaded beforehand to the IED, or by calculating the source impedances as described above.


The method involves calculating pre-fault and during-fault positive sequence current phasors at all terminals by suitable phasor estimation method. Current measurements are available from the IEDs, disturbance recorders or other such devices, at all the three terminals. Pre-fault and post fault positive sequence current phasors are calculated from these using any suitable phasor estimation method.


For the three terminal system, pre-fault and post fault positive sequence currents at terminal A are denoted by IA1,pre and IA1 respectively, pre-fault and post fault positive sequence currents at terminal B is denoted by IB1,pre and IB1 respectively, and pre-fault and post fault positive sequence currents at terminal C is denoted by IC1,pre and IC1 respectively.


In order to determine the fault section and fault location, values for fault section index K are calculated using source impedances, line parameters, and the current phasors. The following describes how the fault section index is arrived at.


Initially, fault component of positive sequence current at any bus corresponding to any one healthy section is calculated. Assuming fault on section AJ, this step involves calculation of (IB1−IB1,pre) or (IC1C1,pre) as a function of impedances and unknown fault section identification (d).


Considering the positive-sequence pure-fault network, the post-fault voltage at bus B of the system can be expressed as

VB1=VB1,pre−ZBFnew(d)*IF  (6)


where,

    • VB1 and VB1,pre are post-fault and pre-fault voltages at terminal B respectively,
    • IF is the fault current through the fault resistance, and
    • ZBFnew is the BF element of the new bus-impedance matrix which includes the fault bus F, and is calculated as below:











Z
BF
new

(
d
)

=






(


Z
AB
0

/

sinh

(


γ
AJ

*

L
AJ

*
d

)


)

+






(


Z
BJ
0

/

sinh

(


γ
AJ

*

L
AB

*

(

1
-
d

)


)


)












(

1
/

sinh

(


γ
AJ

*

L
AJ

*
d

)


)

+







(

1
/

sinh

(


γ
AJ

*

L
AJ

*

(

1
-
d

)


)


)

+







tanh

(


γ
AJ

*

L
AJ

*
d
*
0.5

)

+









tanh

(


γ
AJ

*

L
AJ

*

(

1
-
d

)

*
0.5

)









(
7
)







In equation (7),

    • ZAB0 and ZJB0 are the corresponding elements of the original bus impedance matrix (either available in the IED or calculated as described above),
    • γAJ and LAJ are propagation constant and length of faulted section respectively, and
    • IF is the fault current.


Equation (6), along with (7), expresses post-fault bus voltage VB1 as a function of fault location d.


Considering the distributed parameter model of healthy section BJ, as shown in FIG. 4, the positive-sequence component of the post-fault current at bus B can be obtained by Kirchhoff's voltage law (KVL) and Kirchhoff's current law (KCL) as










I
B
1

=




V
B
1


Zc
BJ




tanh

(


γ
BJ



L
BJ

*
0.5

)


+



V
B
1

-

V
J
1




Zc
BJ

*

sinh

(


γ
BJ



L
BJ


)








(
8
)







where,

    • ZcBJ is the surge impedance of line BJ, γBJ and LBJ are respectively propagation constant and lengths of the line section BJ, and
    • VB1 and VJ1 are post-fault positive sequence voltages at buses B and J.


Referring to equation (6) and substituting in equation (8), and rewriting we get

IB1=IB1,pre−ABJZBFnew(d)IF−BBJZJFnew(d)IF  (9)


where IB1,pre is the pre-fault positive sequence current at bus B of line BJ, and ABJ and is BBJ can be calculated as below,










A
BJ

=



1

Zc
BJ




tanh

(


γ
BJ



L
BJ

*
0.5

)


+

1


Zc
BJ

*

sinh

(


γ
BJ



L
BJ


)








(
10
)













B
BJ

=


-
1



Zc
BJ

*

sinh

(


γ
BJ



L
BJ


)







(
11
)







The pure-fault current, i.e. difference between post- and pre-fault current phasors at bus B corresponding to one of the two healthy sections can therefore be expressed as in (12) as a function of unknown fault distance d, impedances and fault current IF
IB1−IB1,pre=[ABJZBFnew(d)+BBJZJFnew(d)]IF  (12)


Similarly, pure-fault current, i.e. difference between post- and pre-fault current phasors at bus C can also be written as in (13)

IC1−IC1,pre=[ACJZCFnew(d)+BCJZJFnew(d)]IF  (13)


Thereafter, fault component of the positive sequence current at bus corresponding to faulted section is calculated.



FIG. 5 shows section AJ between bus A and junction J with a fault at point F. The fault is at a distance d from the bus A, where d is expressed as a fraction of the total length of the faulted line, LAJ kilometres. Here, the distributed parameter model of the line is depicted by an equivalent pi model.


Assuming fault on section AJ, this step involves calculation of (IA1−IA1,pre) as a function of impedances and unknown fault location (d).


AAJ and BAJ correspondingly for the faulted line cannot be developed by (10) and (11), since the line impedance can no more be considered as a constant. To obtain AAJ and BAJ, we remove line AJ from the system and replace it by two current sources. Considering the positive sequence superimposed network for this modified system, the following equations can be formed,

VA1=VA1,pre−ZAAmod(IAJ1−IAJ1,pre)−ZAJmod(IJA1−IJA1,pre)  (14)
VJ1=VJ1,pre−ZJAmod(IAJ1−IAJ1,pre)−ZJJmod(IJA1−IJA1,pre)  (15)


where,

    • ZAJmod, ZJAmod, ZAAmod and ZJJmod is corresponding elements of the bus-impedance matrix of the reduced network excluding faulted section AJ. This can be simply formed by deleting the terms corresponding to this section in the YBUS formulation, or from the source impedance matrix with the IED,
    • VA1, VA1,pre are post-fault and pre-fault voltages at bus A,
    • VJ1, VJ1,pre are post-fault and pre-fault voltages at J,
    • VAJ1 and VAJ1,pre are post-fault and pre-fault currents at bus A, and
    • VJA1 and VJA1,pre are post-fault and pre-fault currents at J flowing into section AJ.


For faulted section AJ,

VA1=VA1,pre−ZAFnew*IF  (16)
VJ1=VJ1,pre−ZJFnew*IF  (17)


Equating equations (14) to (16) and (15) to (17),

ZAAmod(IAJ1−IAJ1,pre)−ZAJmod(IJA1−IJA1,pre)=ZAFnew*IF  (18)
ZJAmod(IAJ1−IAJ1,pre)−ZJJmod(IJA1−IJA1,pre)=ZJFnew*IF  (19)


Now solving for (IJA1−IJA1,pre) and (IAJ1−IAJ1,pre) from (18) and (19), we get,











I
AJ
1

-

I
AJ

1
,
pre



=





Z
JJ
mod




Z
AF
new

(
d
)


-


Z
AJ
mod




A
JF
new

(
d
)






Z
JJ
mod



Z
AA
mod


-

Z
AJ

mod
2






I
F






(
20
)














I
JA
1

-

I
JA

1
,
pre



=





Z
AA
mod




Z
AF
new

(
d
)


-


Z
AJ
mod




Z
jF
new

(
d
)






Z
JJ
mod



Z
AA
mod


-

Z
AJ

mod
2






I
F






(
21
)







Comparing (20) and (21) with (13), we get











A
AJ

=


Z
JJ
mod



Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod





,


A
JA

=


Z
AA
mod



Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod









(
22
)













B
AJ

=


B
JA

=


-

Z
AJ
mod




Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod









(
23
)







From equations (20) and (21), the following equation (24) can be written for the faulted section AJ, similar to equation (12)/(13)

IA1−IA1,pre=[AAJZAFnew(d)+BAJZJFnew(d)]IF  (24)


The quantities estimated above are equated with measured quantities to solve for the fault section identification. Assuming that the fault is on section AJ, rewritten below, for convenience, are equations (12), (13) and (24) derived in previous sections

IB1−IB1,pre=[ABJZBFnew(d)+BBJZJFnew(d)]IF  (25)
IC1−IC1,pre=[ACJZCFnew(d)+BCJZJFnew(d)]IF  (26)
IA1−IA1,pre=[AAJZAFnew(d)+BAJZJFnew(d)]IF  (27)


Here, LHS of the above three equations shall be calculated from the current measurements at buses A, B and C.


Taking ratios of equations (25) and (27), we get












I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre




=


[



A
BJ




Z
BF
new

(
d
)


+


B
BJ




Z
JF
new

(
d
)



]


[



A
AJ




Z
AF
new

(
d
)


+


B
AJ




Z
JF
new

(
d
)



]






(
28
)







where,

    • ZBFnew(d), ZJFnew(d), ZAFnew(d) and ZJFnew(d) can be calculated from equation (7),
    • ABJ and BBJ can be calculated from equations (10) and (11), and
    • AAJ and BAJ can be calculated from equations (22) and (23).


Substituting for terms in equation (28), we get,












I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre




=









P
*

sinh

(


γ
AJ

*

L
AJ

*
d

)


+






Q
*

[



sinh

(


γ
AJ

*

L
AJ


)




cosh

(


γ
AJ

*

L
AJ

*
d

)


-












cosh

(


γ
AJ

*

L
AJ


)




sinh
(


γ
AJ

(


L
AJ

*
d

)

]












T
*

[



sinh

(


γ
AJ

*

L
AJ


)




cosh

(


γ
AJ

*

L
AJ

*
d

)


-











cosh

(


γ
AJ

*

L
AJ


)




sinh

(


γ
AJ

*

L
AJ

*
d

)


]

+









S
*

sinh

(


γ
AJ

*

L
AJ

*
d

)










(
29
)







where,

P=ABJZJB+BBJZJJ0; Q=ABJZBB+BBJZBJ0;
S=AAJZJA+BAJZJJ0; T=AAJZBA+BAJZBJ0


This can be used to define fault section index for each section (KA for AJ, KB for BJ, KC for CJ. For a fault on section AJ, referring to equation (29), we know that















I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre




=









P
*

sinh

(


γ
AJ

*

L
AJ

*
d

)


+






Q
*

[



sinh

(


γ
AJ

*

L
AJ


)




cosh

(


γ
AJ

*

L
AJ

*
d

)


-












cosh

(


γ
AJ

*

L
AJ


)




sinh
(


γ
AJ

(


L
AJ

*
d

)

]












T
*

[



sinh

(


γ
AJ

*

L
AJ


)




cosh

(


γ
AJ

*

L
AJ

*
d

)


-











cosh

(


γ
AJ

*

L
AJ


)




sinh

(


γ
AJ

*

L
AJ

*
d

)


]

+









S
*

sinh

(


γ
AJ

*

L
AJ

*
d

)











where
,





P

1

=



A
BJ



Z
JB
0


+


B
BJ



Z
JJ
0




;


Q

1

=



A
BJ



A
BB
0


+


B
BJ



Z
BJ
0




;








S

1

=



A
AJ



Z
JA
0


+


B
AJ



Z
JJ
0




;


T

1

=



A
AJ



Z
BA
0


+


B
AJ



Z
BJ
0











A
AJ

=


Z
JJ
mod



Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod





,


B
AJ

=


-

Z
AJ
mod




Z
AJ

mod
2


-


Z
JJ
mod



Z
AA
mod





,




A
BJ

=



1

Zc
BJ




tanh

(


γ
BJ



L
BJ

*
0.5

)


+

1

Zc

BJ
*

sinh
(


γ
BJ



L
BJ


)






;


B
BJ

=



-
1


Zc

BJ
*

sinh
(


γ
BJ



L
BJ


)




.









(
30
)







In the above,

    • Znmmod is the corresponding element of the modified bus impedance matrix after simply removing the elements corresponding to the faulted section AJ,
    • Zij0 is the corresponding element of the original bus impedance matrix,
    • ZcBJ is the surge impedance of line BJ, γBJ and LBJ are respectively propagation constant and lengths if the line BJ, and
    • ZcAJ is the surge impedance of line AJ, γAJ and LAJ are respectively propagation constant and lengths if the line AJ.


Fault section index K can be defined in one way as below in equation (30)







K
A

=


[



I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre




]

-

[






P





1
*

sinh


(


γ
AJ

*

L
AJ

*
d

)



+






Q





1
*

[



sinh


(


γ
AJ

*

L
AJ


)








cosh


(


γ
AJ

*

L
AJ

*
d

)



-










cosh


(


γ
AJ

*

L
AJ


)








sinh


(


γ
AJ

*

L
AJ

*
d

)



]











T





1
*

[



sinh


(


γ
AJ

*

L
AJ


)








cosh


(


γ
AJ

*

L
AJ

*
d

)



-











cosh


(


γ
AJ

*

L
AJ


)








sinh


(


γ
AJ

*

L
AJ

*
d

)



]

+









S





1
*

sinh


(


γ
AJ

*

L
AJ

*
d

)







]






It is observed that KA as calculated using equation (30) is equal to zero when the variable, d, is equal to the unknown fault location expressed as a fraction of length of section AJ. For values of d less than the actual fault location, the value of KA will be positive. For values of d greater than the actual fault location KA will be negative, as seen in FIG. 6.


Hence by checking the value of KA at d=0 and d=1 and comparing their signs, we can identify if there is a fault on section AJ. Let us create a fault in 50% of AJ section. As seen from FIG. 6, if the fault is on section AJ, the value of KA0 will be positive and value of KA1 will be negative.


KA0 is defined as KA at d=0 and KA1 is defined as KA at d=1. From equation (30),








K

A





0


=






I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






-




Q





1


T





1






,
and







K

A





1


=






I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






-





P





1


S





1




.






Similarly, for a fault on section BJ, we get equation (31)







K
B

=


[



I
A
1

-

I
A

1
,
pre





I
B
1

-

I
B

1
,
pre




]

-

[






P





2
*

sinh


(


γ
BJ

*

L
BJ

*
d

)



+






Q





2
*

[



sinh


(


γ
BJ

*

L
BJ


)








cosh


(


γ
BJ

*

L
BJ

*
d

)



-










cosh


(


γ
BJ

*

L
BJ


)








sinh


(


γ
BJ

*

L
BJ

*
d

)



]











T





2
*

[



sinh


(


γ
BJ

*

L
BJ


)








cosh


(


γ
BJ

*

L
BJ

*
d

)



-











cosh


(


γ
BJ

*

L
BJ


)








sinh


(


γ
BJ

*

L
BJ

*
d

)



]

+









S





2
*

sinh


(


γ
BJ

*

L
BJ

*
d

)







]






where,

P2=ABJZJB0+BBJZJJ0; Q2=ABJZBB0+BBJZBJ0;
S2=AAJZJA0+BAJZJJ0; T2=AAJZBA0+BAJZBJ0;

    • ZJB0, ZJJ0, ZBB0, ZBJ0, ZJA0 and ZBA0 are the corresponding elements of the original bus impedance matrix








A
BJ

=


Z
JJ
mod



Z
BJ

mod
2


-


Z
JJ
mod



Z
BB
mod





,


B
BJ

=


-

Z
BJ
mod




Z
BJ

mod
2


-


Z
JJ
mod



Z
BB
mod









In the above,

    • ZBJmod, ZJBmod, ZBBmod and ZJJmod is corresponding elements of the bus-impedance matrix of the reduced network excluding faulted section BJ. This can be simply formed by deleting the terms corresponding to this section in the YBUS formulation.








A
AJ

=



1

Zc
AJ




tanh


(


γ
AJ



L
AJ

*
0.5

)



+

1


Zc
AJ

*

sinh


(


γ
AJ



L
AJ


)






;


B
AJ

=


-
1



Zc
AJ

*

sinh


(


γ
AJ



L
AJ


)











    • ZcBJ is the surge impedance of line BJ, γBJ and LBJ are respectively propagation constant and lengths if the line BJ, and

    • ZcAJ is the surge impedance of line AJ, γAJ and LAJ are respectively propagation constant and lengths if the line AJ.





By checking the value of KB at d=0 and d=1 and comparing their signs, we can identify if there is a fault on section BJ. If the fault is on section BJ, the value of KB0 will be positive and value of KB1 will be negative.


KB0 is defined as KB at d=0 and KB1 is defined as KB at d=1.







From





equation






(
31
)


,


K

B





0


=







I
A
1

-

I
A

1
,
pre





I
B
1

-

I
B

1
,
pre






-





Q





2


T





2









and






K

B





1




=






I
A
1

-

I
A

1
,
pre





I
B
1

-

I
B

1
,
pre






-




P





2


S





2











Similarly, for a fault on section CJ, we have equation (32),







K
C

=


[



I
A
1

-

I
A

1
,
pre





I
C
1

-

I
C

1
,
pre




]

-

[






P





3
*

sinh


(


γ
CJ

*

L
CJ

*
d

)



+






Q





3
*

[



sinh


(


γ
CJ

*

L
CJ


)








cosh


(


γ
CJ

*

L
CJ

*
d

)



-










cosh


(


γ
CJ

*

L
CJ


)








sinh


(


γ
CJ

*

L
CJ

*
d

)



]











T





3
*

[



sinh


(


γ
CJ

*

L
CJ


)








cosh


(


γ
CJ

*

L
CJ

*
d

)



-











cosh


(


γ
CJ

*

L
CJ


)








sinh


(


γ
CJ

*

L
CJ

*
d

)



]

+









S





3
*

sinh


(


γ
CJ

*

L
CJ

*
d

)







]







where,

P3=ACJZJC0+BCJZJJ0; Q3=ACJZCC0+BCJZCJ0;
S3=AAJZJA0+BAJZJJ0; T3=AAJZCA0+BAJZCJ0;

    • ZJC0, ZJJ0, ZCC0, ZCJ0, ZJA0 and ZCA0 are the corresponding elements of the original bus impedance matrix








A
CJ

=


Z
JJ
mod



Z
CJ

mod
2


-


Z
JJ
mod



Z
CC
mod





,


B
CJ

=


-

Z
CJ
mod




Z
CJ

mod
2


-


Z
JJ
mod



Z
CC
mod











    • ZCJmod, ZJCmod, ZCCmod and ZJJmod is corresponding elements of the bus-impedance matrix of the reduced network excluding faulted section CJ. This can be simply formed by deleting the terms corresponding to this section in the YBUS formulation.











A
AJ

=



1

Zc
AJ




tanh


(


γ
AJ



L
AJ

*
0.5

)



+

1


Zc
AJ

*

sinh


(


γ
AJ



L
AJ


)






;


B
AJ

=


-
1



Zc
AJ

*

sinh


(


γ
AJ



L
AJ


)











    • ZcCJ is the surge impedance of line CJ, γCJ and LCJ are respectively propagation constant and lengths if the line CJ, and

    • ZCAJ is the surge impedance of line AJ, γAJ and LAJ are respectively propagation constant and lengths if the line AJ.

    • KC0 is defined as KC at d=0 and KC1 is defined as KC at d=1.










From





equation






(
32
)


,


K

C





0


=







I
A
1

-

I
A

1
,
pre





I
C
1

-

I
C

1
,
pre






-





Q





3


T





3









and






K

C





1




=






I
A
1

-

I
A

1
,
pre





I
C
1

-

I
C

1
,
pre






-




P





3


S





3











By checking the value of KC at d=0 and d=1 and comparing their signs, we can identify if there is a fault on section CJ. If the fault is on section CJ, the value of KC0 will be positive and value of KC1 will be negative


Thus, for the faulted section can be identified as follows

    • Calculate constants P1, Q1, S1 and T1 as given in previous step







Calculate






K

A





0



=







I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






-





Q





1


T





1









and






K

A





1




=






I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre






-




P





1


S





1












    • Calculate constants P2, Q2, S2 and T2 as given in previous step










Calculate






K

B





0



=







I
A
1

-

I
A

1
,
pre





I
B
1

-

I
B

1
,
pre






-





Q





2


T





2









and






K

B





1




=






I
A
1

-

I
A

1
,
pre





I
B
1

-

I
B

1
,
pre






-




P





2


S





2












    • Calculate constants P3, Q3, S3 and T3 as given in previous step










Calculate






K

C





0



=







I
A
1

-

I
A

1
,
pre





I
C
1

-

I
C

1
,
pre






-





Q





3


T





3









and






K

C





1




=






I
A
1

-

I
A

1
,
pre





I
C
1

-

I
C

1
,
pre






-




P





3


S





3










Compare the value of K for each section, and identify the faulted section as follows:

    • If KA0 and KA1 are of the opposite sign, the fault is on section AJ
    • If KB0 and KB1 are of the opposite sign, the fault is on section BJ
    • If KC0 and KC1 are of the opposite sign, the fault is on section CJ


Thus, by calculating the fault section index K as shown, the faulted section can be identified. The fault section index may be calculated differently by having different assumptions and different assumed values for d.


The fault location can be identified by having different values calculated for K. For example, by varying the value of d, different values of K can be calculated for a section. The value of ‘d’ for which K is close to a threshold (in the above case ‘0’) is determined the fault location.


The identified section comprising the fault can also be considered as an input to calculate the location of fault in the identified section.


The equation (28) can also be written as follows:












I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre




=



P





1
*

sinh


(


γ
AJ

*

L
AJ

*
d

)



+

Q





1
*

sinh


(


γ
AJ

*

L
AJ

*

(

1
-
d

)


)






S





1
*

sinh


(


γ
AJ

*

L
AJ

*
d

)



+

T





1
*

sinh


(


γ
AJ

*

L
AJ

*

(

1
-
d

)


)









(
33
)







The unknown value of (d) can be solved as follows:















d
=


1


γ
AJ

*

L
AJ





tanh

-
1





K





2


K





1













where







K





1

=


R





1
*
S





1

-

R





1
*
T





1






cosh


(


γ
AJ

*

L
AJ


)



-

P





1

+

Q





1






cosh


(


γ
AJ

*

L
AJ


)
















K





2

=


Q





1
*

sinh


(


γ
AJ

*

L
AJ


)



-

R





1
*
T





1






sinh


(


γ
AJ

*

L
AJ


)
















R





1

=



I
B
1

-

I
B

1
,
pre





I
A
1

-

I
A

1
,
pre










(
34
)







The value of (d) can also be obtained by considering any healthy section and a faulted section in the multi-terminal transmission line system. Thus, the location of the fault in the faulted section can be identified using only current measurements, line parameters and source impedances.


The method for protection based on the fault section identification is shown in flow chart of FIG. 7.


As shown, at 702, the method includes obtaining pre-fault and during-fault measurements of currents for each terminal of the power transmission system.


The method further includes at 704, calculating pre-fault and during-fault values of positive sequence current phasors from the pre-fault and during-fault measurements of currents for each terminal. The IED can calculate current phasors (e.g. using suitable phasor calculation such as Fourier calculations etc.), from the current measurements. Positive sequence quantities can be derived by using methods such as symmetrical component analysis etc.


At 706, the method includes calculating at least two values of a fault section index for each section. For example, two values for a fault section index can be calculated for one section. For example, for section AJ, fault section index (KA0, KA1) can be calculated as explained above, and similarly for BJ and CJ.


The values calculated for the fault section index for each section are used for identifying the section having the fault. The section having the fault is identified based on a comparison of the values of the fault section index estimated for each section at 708. For example, values of KA0, and KA1 are compared for section AJ, similarly values computed for section BJ are compared, and so forth. A criteria can be used for identifying the section with the fault. For example, when the two values (in case two values are computed) are of different signs (opposite polarity), then the corresponding section is determined to have the fault.


Several values for the fault section index can be calculated for determining a fault location. The plurality of values for the fault section index are compared with a threshold. The value which is closest to the threshold (e.g. less than or equal to the threshold) is considered to determine the fault location. The fault location corresponds the assumed value of the fault location, where the value for the fault section index is less than the threshold. Thus, this assumed value of fault location is selected as the fault location. This can happen subsequent to auto-reclosing.


The identity of the fault section (i.e. it being an overhead line section or a cable) is used for controlling a switching device according to the identification at 710. Here, auto-reclose is enabled based on the section being an overhead line section. Thus, a circuit breaker associated with an overhead line section can close again if it is decided that the fault is in the overhead line. The IED (processor) can generate a signal for auto-reclosing with the circuit breaker accordingly.


Thus, the IED at a terminal can receive the various current measurements and perform the various steps of the method to determine the faulted section (section having the fault). The IED further controls a switching device such as a circuit breaker to enable auto-reclose only for overhead line section faults. Additionally the fault location is calculated using only current measurements.


Thus, the present invention provides a method and device for estimating fault section and location in a multi-terminal transmission line system using only current measurements. Also, line parameters and source impedances are required, where source impedances can be calculated if not available.


The proposed method is non-iterative and the accuracy of the method is not affected by fault resistance, fault loop information, loading conditions, mutual coupling and line configuration.

Claims
  • 1. A method of protection in response to a fault in a multi-terminal power transmission system that comprises a first transmission line section connecting a first terminal to a transmission line junction, a second transmission line section connecting a second terminal to the transmission line junction and a third transmission line section connecting a third terminal to the transmission line junction, the fault being located in one of the first, second or third transmission line sections, the method comprising: obtaining pre-fault and during-fault measurements of currents for each terminal of the multi-terminal power transmission system;calculating pre-fault and during-fault values of positive sequence current phasors from the pre-fault and during-fault measurements of currents for each terminal;calculating at least two values of a fault section index for each section, wherein each value of the fault section index for a section is calculated based on an assumed value for fault location,a difference between the pre-fault and the during-fault values of the positive sequence current phasors for two of the terminals, wherein the two of the terminals include the terminal that the section is connected at and one of the other terminals,a length of the section,source impedances of the two of the terminals, andline parameters of the corresponding section;wherein each value of the fault section index for a section calculated is not based on voltage measurements or voltage phasors;identifying the section having the fault based on a comparison of the values of the fault section index estimated for each section; andcontrolling a switching device according to the identification of the section having the fault.
  • 2. The method as claimed in claim 1, wherein each section is an overhead line section or a cable.
  • 3. The method as claimed in claim 1, wherein the section having the fault is an overhead line section.
  • 4. The method as claimed in claim 3, further comprising enabling an auto-reclose.
  • 5. The method as claimed in claim 1, wherein identifying the section having the fault comprises calculating a location of the fault by: calculating a plurality of values for the fault section index based on a plurality of assumed values for the fault location;comparing the plurality of values for the fault section index with a threshold; andselecting the assumed value of the fault location as the location of the fault, where the value for the fault section index is less than the threshold.
  • 6. The method as claimed in claim 1, wherein the source impedance for each terminal is calculated based on a status of one or more circuit breakers connected at the terminal.
  • 7. The method as claimed in claim 6, wherein the status of the circuit breakers is determined from a communication signal.
  • 8. The method as claimed in claim 7, wherein an admittance value of a circuit element connected through each circuit breaker is considered based on the status of the circuit breaker.
  • 9. The method as claimed in claim 1, wherein each value of the fault section index for a section is calculated based only on the assumed value for fault location,the difference between the pre-fault and the during-fault values of the positive sequence current phasors for two of the terminals, wherein the two of the terminals include the terminal that the section is connected at and one of the other terminals,the length of the section,the source impedances of the two of the terminals, andthe line parameters of the corresponding section;wherein each value of the fault section index for the section calculated is not based on voltage measurements or voltage phasors.
  • 10. An Intelligent Electronic Device (IED) configured for protection in response to a fault in a transmission line section of a multi-terminal power transmission system that comprises a first transmission line section connecting a first terminal to a transmission line junction, a second transmission line section connecting a second terminal to the transmission line junction and a third transmission line section connecting a third terminal to the transmission line junction, the IED comprising: an interface configured to obtain pre-fault and during-fault measurements of currents for each terminal of the multi-terminal power transmission system;a processor; anda memory storing instructions that, when executed by the processor, cause the processor to: calculate pre-fault and during-fault values of positive sequence current phasors from the pre-fault and during-fault measurements of currents for each terminal;calculate at least two values of a fault section index for each section, wherein each value of the fault section index for a section is calculated based on: an assumed value for fault location;a difference between the pre-fault and the during-fault values of the positive sequence current phasors for two terminals of the power transmission system, wherein the two terminals include the terminal that the section is connected at and one of the other terminals of the multi-terminal power transmission system;a length of the section;source impedances of the two terminals; andline parameters of the corresponding section;wherein each value of the fault section index for a section calculated is not based on voltage measurements or voltage phasors;identify the section having the fault based on a comparison of the values of the fault section index estimated for each section; andgenerate a signal to control a switching device according to the identification of the section having the fault, wherein auto-reclose is enabled when the section is an overhead line section.
  • 11. The TED as claimed in claim 10, wherein instructions cause the processor to identify the section having the fault by calculating a location of the fault.
  • 12. The TED as claimed in claim 11, wherein calculating the location of the fault comprises: calculating a plurality of values for the fault section index based on a plurality of assumed values for the fault location;comparing the plurality of values for the fault section index with a threshold; andselecting the assumed value of the fault location as the location of the fault, where the value for the fault section index is less than the threshold.
  • 13. The TED as claimed in claim 10, wherein the processor is configured to calculate the source impedance for each terminal based on a status of one or more circuit breakers connected at the terminal.
  • 14. The TED as claimed in claim 13, wherein the status of the circuit breakers is determined from a communication signal.
  • 15. The TED as claimed in claim 14, wherein an admittance value of a circuit element connected through each circuit breaker is considered based on the status of the circuit breaker.
  • 16. A system comprising: a first terminal;a second terminal;a third terminal;a first transmission line section connecting the first terminal to a transmission line junction;a second transmission line section connecting the second terminal to the transmission line junction;a third transmission line section connecting the third terminal to the transmission line junction; andan Intelligent Electronic Device (IED) associated with one of the first, second and third terminals and configured to: obtain pre-fault and during-fault measurements of currents for each terminal;calculate pre-fault and during-fault values of positive sequence current phasors from the pre-fault and during-fault measurements of currents for each terminal;calculate a plurality of values of a fault section index for each section, wherein each value of the fault section index for a section is calculated based on an assumed value for fault location,a difference between the pre-fault and the during-fault values of the positive sequence current phasors for two of the terminals, wherein the two of the terminals include the terminal that the section is connected at and one of the other terminals,a length of the section,source impedances of the two of the terminals, andline parameters of the corresponding section;wherein each value of the fault section index for a section calculated is not based on voltage measurements or voltage phasors;identify the section having the fault based on a comparison of the values of the fault section index estimated for each section; andcontrol a switching device according to the identification of the section having the fault.
  • 17. The system as claimed in claim 16, wherein each transmission line section is an overhead line section or a cable.
  • 18. The system as claimed in claim 17, wherein auto-reclose is enabled when the section is an overhead line section.
  • 19. The system as claimed in claim 16, wherein the IED is configured to identify the section having the fault by determining a location of the fault by: calculating a plurality of values for the fault section index based on a plurality of assumed values for the fault location;comparing the plurality of values for the fault section index with a threshold; andselecting the assumed value of the fault location as the location of the fault, wherein the value for the fault section index is less than the threshold.
  • 20. The system as claimed in claim 16, wherein the source impedance for each terminal is calculated based on a status of one or more circuit breakers connected at the terminal.
  • 21. The system as claimed in claim 20, wherein of the circuit breakers is determined from a communication signal.
  • 22. The system as claimed in claim 21, wherein an admittance value of a circuit element connected through each circuit breaker is considered based on the status of the circuit breaker.
Priority Claims (1)
Number Date Country Kind
201841012259 Mar 2018 IN national
PCT Information
Filing Document Filing Date Country Kind
PCT/IB2019/052605 3/29/2019 WO
Publishing Document Publishing Date Country Kind
WO2019/186490 10/3/2019 WO A
US Referenced Citations (14)
Number Name Date Kind
4455612 Girgis Jun 1984 A
4795983 Crockett Jan 1989 A
5485394 Murata et al. Jan 1996 A
5825189 Johns Oct 1998 A
6256592 Roberts et al. Jul 2001 B1
7286963 Saha et al. Oct 2007 B2
7472026 Premerlani et al. Dec 2008 B2
8183871 Saha et al. May 2012 B2
20070156358 Saha et al. Jul 2007 A1
20090150099 Balcerek et al. Jun 2009 A1
20110037480 Balcerek et al. Feb 2011 A1
20110178741 Saha Jul 2011 A1
20130141827 Ukil Jun 2013 A1
20150073735 Abido et al. Mar 2015 A1
Foreign Referenced Citations (10)
Number Date Country
101356444 Jan 2009 CN
101779134 Jul 2010 CN
101907677 Dec 2010 CN
103809082 May 2014 CN
0358488 Mar 1990 EP
0464662 Jun 1991 EP
2462001 Jan 2010 GB
WO2017072612 Apr 2017 IN
H0219779 Jan 1990 JP
2017072612 May 2017 WO
Non-Patent Literature Citations (5)
Entry
Sukumar Brahma, “Fault location scheme for a multi-terminal transmission line using synchronized voltage measurements”,2005, IEEE Transactions On Power Delivery, vol. 20, No. 2, pp. 1325-1331 (Year: 2005).
Anees, Ahmed Sharique, et al., “Fault Location Scheme on a Three Phase Transmission Line using Synchronized Phasor Measurement”, 2012 IEEE 5th India International Conference on Power Electronics (IICPE), Dec. 6-8, 2012, 6 pages.
Brahma, Sukumar M., et al., “New Fault-Location Method for a Single Multiterminal Transmission Line Using Synchronized Phasor Measurements”, IEEE Transactions on Power Delivery, vol. 21, No. 3, Jul. 2006, pp. 1148-1153.
Girgis, Adly A., et al., “A New Fault Location Technique for Two- and Three-Terminal Lines”, Transactions on Power Delivery, vol. 7, No. 1, Jan. 1992, 10 pages.
Jena, Premalata, et al., “A Positive-Sequence Directional Relaying Algorithm for Series-Compensated Line”, IEEE Transactions on Power Delivery, vol. 25, No. 4, Oct. 2010, pp. 2288-2298.
Related Publications (1)
Number Date Country
20210143633 A1 May 2021 US