Patent Grant
10715805
The present disclosure relates in some embodiments to a method and an apparatus for subband-coding a frequency conversion unit, and a method and an apparatus for video encoding/decoding using the same.
The statements in this section merely provide background information related to the present disclosure and do not constitute prior art.
Moving Picture Experts Group (MPEG) and Video Coding Experts Group (VCEG) together stepped ahead of the existing MPEG-4 Part 2 and H.263 standard methods to develop a better and more excellent video compression technology. The standard is called H.264/AVC (Advanced Video Coding) and was released simultaneously as MPEG-4 Part 10 AVC and ITU-T Recommendation H.264.
H.264/AVC (hereinafter referred to as ‘H.264’) standard performs an intra and/or inter prediction process by the unit of macroblock having different shapes of subblocks to generate a residual signal. A 4×4 pixels subblock level frequency conversion unit of the generated residual signal is then encoded through processes including a frequency transform, quantization, entropy encoding.
Recent video compression technologies are under development to meet the demand for ultra high resolution videos, and the international standard organizations of MPEG and VCEG are jointly developing an HEVC video encoding standard by the name of JCT. The inventor(s) has noted that, other than typical 4×4 pixels and 8×8 pixels frequency units often used in known video compression technologies, larger frequency conversion units such as 16×16 pixels are of great help to improve the video compression efficiency. However, the inventor(s) has experienced a single complete scanning over such a 16×16 block by the known method causes difficulty in devising and implementing an efficient frequency coefficient encoding method and apparatus depending on the video characteristics.
In accordance with some embodiments of the present disclosure, a method performed by an apparatus for decoding a video, comprise: generating a predicted block by predicting a current block to be decoded; reconstructing frequency coefficients in a frequency conversion unit by decoding a bitstream, to generate a frequency conversion block having a size of the frequency conversion unit; inversely transforming the frequency conversion block by using a transform size identical to the size of the frequency conversion unit, to reconstruct a residual block; and adding the reconstructed residual block to the predicted block. Herein, the reconstructing of the frequency coefficients comprises: identifying a plurality of subblocks in the frequency conversion unit; decoding, from the bitstream, information indicating whether a subblock in the frequency conversion unit has at least one non-zero frequency coefficient; reconstructing frequency coefficients in the subblock from the bitstream, when the information indicates that the subblock has at least one non-zero frequency coefficient; and setting all frequency coefficients in the subblock to 0, when the information indicates that the subblock does not have at least one non-zero frequency coefficient.
In accordance with some embodiments of the present disclosure, a video decoding apparatus comprises a decoder, an inverse transformer, a predictor and an adder. The decoder is configured to reconstruct frequency coefficients in a frequency conversion unit by decoding a bitstream, and generate a frequency conversion block having a size of the frequency conversion unit. The inverse transformer is configured to inversely transform the frequency conversion block by using a transform size identical to the size of the frequency conversion unit, to reconstruct a residual block. The predictor is configured to generate a predicted block by predicting a current block to be decoded. And the adder is configured to add the reconstructed residual block to the predicted block. Herein, the decoder is configured to identify a plurality of subblocks in the frequency conversion unit, decode, from the bitstream, information indicating whether a subblock in the frequency conversion unit has at least one non-zero frequency coefficient, reconstruct frequency coefficients in the subblock from the bitstream, when the information indicates that the subblock has at least one non-zero frequency coefficient, and set all frequency coefficients in the subblock to 0, when the information indicates that the subblock does not have at least one non-zero frequency coefficient.
Hereinafter, embodiments of the present disclosure will be described in detail with reference to the accompanying drawings. In the following description, the same elements will be designated by the same reference numerals although they are shown in different drawings. Further, in the following description of the present disclosure, a detailed description of known functions and configurations incorporated herein will be omitted when it may make the subject matter of the present disclosure rather unclear.
Additionally, in describing the components of the present disclosure, there may be terms used like first, second, A, B, (a), and (b). These are solely for the purpose of differentiating one component from the other but not to imply or suggest the substances, order or sequence of the components. If a component were described as ‘connected’, ‘coupled’, or ‘linked’ to another component, they may mean the components are not only directly ‘connected’, ‘coupled’, or ‘linked’ but also are indirectly ‘connected’, ‘coupled’, or ‘linked’ via a third component.
Hereinafter, a video encoding apparatus, a video decoding apparatus, and an apparatus for subband-coding a frequency conversion unit described below may be user terminals such as a Personal Computer (PC), a notebook computer, a Personal Digital Assistant (PDA), a Portable Multimedia Player (PDA), a PlayStation Portable (PSP), a wireless communication terminal, a smart phone and the like, or server terminals such as an application server, a service server and the like, and may refer to various apparatuses including a communication apparatus such as a communication modem and the like for performing communication with various types of devices or a wired/wireless communication network, a memory for storing various types of programs and data for encoding or decoding a video, or performing an inter or intra prediction for the encoding or decoding, and a microprocessor and the like for executing the program to perform an operation and a control.
Further, a video encoded into a bitstream by the video encoding apparatus is transmitted in real time or non-real-time to the video decoding apparatus through wired/wireless communication networks such as an Internet, a short distance wireless communication network, a WiBro (aka WiMax) network, a mobile communication network and the like or through various communication interfaces such as a cable, a Universal Serial Bus (USB) and the like, and thus decoded in the video decoding apparatus and reconstructed and reproduced as the video.
A video typically may include a series of pictures each of which is split into predetermined domains, such as frames or blocks. When the domain of the video is split into blocks, the split blocks may be classified into an intra block or an inter block depending on an encoding method. The intra block means a block that is encoded through an intra prediction coding method which generates a predicted block by predicting a pixel of a current block using pixels of a reconstructed block that underwent previous encoding and decoding and then encodes a differential value between the predicted block and the pixel of the current block within a current picture where the current encoding is performed. The inter block means a block that is encoded through an inter prediction encoding which generates the predicted block by predicting the current block in the current picture through referencing one or more past pictures or future pictures and then encoding the differential value of the predicted block from the current block. Here, the picture that is referenced in encoding or decoding the current picture is called a reference picture.
Some embodiments of the present disclosure provide a method and an apparatus for subband-coding the frequency conversion unit, and a method and an apparatus for video encoding and/or decoding using the same wherein the frequency conversion unit is split into at least one frequency domain so that frequency domain encoding information is encoded to indicate the possible existence of a non-zero frequency coefficient in each frequency domain, and thereby enhance the video compression efficiency.
A video encoding apparatus 100 includes a predictor 110 or 120, a subtractor 130, a transformer and quantizer 140, an encoder 150, an inverse quantizer and inverse transformer 160, an adder 170, and a frame memory 180. Other components of the video encoding apparatus 100, such as the predictor 110 or 120, the subtractor 130, the transformer and quantizer 140, the encoder 150, the inverse quantizer and inverse transformer 160, the adder 170 are each implemented by one or more processors and/or application-specific integrated circuits (ASICs). The frame memory 180 includes at least one non-transitory computer readable medium. The video encoding apparatus 100 includes input components (e.g., a keyboard, a mic, a touch pad, and so on) and output components (e.g., such as a speaker, a display screen, a printer and so on).
An input video to be encoded is input by the unit of macroblock. The macroblock has an M×N type (i.e., M×N pixels type), and M and N have a size of 2n, respectively, or M and N may be the same as or different from each other in the present disclosure. Accordingly, the macroblock in the present disclosure may be the same as or larger than the macroblock in the H.264 standard.
The predictor 110 or 120 predicts a current block to generate a predicted block. That is, the predictor 110 or 120 predicts a pixel value of each pixel of the current block to be encoded in the video to generate the predicted block having the predicted pixel value of each pixel. Here, the predictor 110 or 120 can predict the current block by using an intra prediction by the intra predictor 110 or an inter prediction by the inter predictor 120.
The intra predictor 110 generates the predicted block by using adjacent pixels in order to predict a current macroblock. That is, the intra predictor 110 generates the predicted block according to a mode of the intra predictor 110 by using the adjacent pixels of the current macroblock which have been already reconstructed through an encoding process.
The inter predictor 120 generates the predicted block by using a different frame in order to predict the current macroblock. That is, the inter predictor 120 generates a motion vector through a motion estimation according to a mode of the inter predictor 120 in a previous frame which has been already reconstructed through an encoding process, and generates the predicted block in a motion compensation process using the motion vector.
The subtractor 130 subtracts the predicted block from the current block to generate a residual block. That is, the subtractor 130 calculates a difference between the pixel value of each pixel of the current block to be encoded and a pixel value of the predicted block generated by the intra predictor 110 or the inter predictor 120 to generate the residual block having a residual signal in a block type.
The transformer and quantizer 140 transforms and quantizes the residual block generated by the subtractor 130 to a frequency coefficient. Here, a transform method may use a technique for converting a video signal of a spatial domain to a video signal of a frequency domain such as a Hadamard transform, or a discrete cosine transform based integer transform (hereinafter, referred to as an “integer transform”), and a quantization method may use various quantization techniques such as a Dead Zone Uniform Threshold Quantization (hereinafter, referred to as a “DZUTQ”) or a quantization weighted matrix.
The encoder 150 encodes the residual block transformed and quantized by the transformer and quantizer 140 to generate encoded data.
Such an encoding technology may include an entropy encoding technology, but is not limited thereto and may include various different encoding technologies.
Further, the encoder 150 may insert various information required for decoding the encoded bitstream as well as the bitstream encoded from quantization frequency coefficients in the encoded data. That is, the encoded data may include a first field containing a Coded Block Pattern (CBP), and a bitstream encoded from a delta quantization coefficient (or parameter) and the quantization frequency coefficient, and a second field containing a bit for information required for the prediction (for example, an intra prediction mode in the intra prediction, the motion vector in the inter prediction or the like).
Unlike the H.264 standard, when the encoder 150 encodes the residual block of the quantized frequency coefficient in the embodiment of the present disclosure, the encoder 150 splits a frequency conversion unit of the residual block (that is, frequency conversion block) of the quantized frequency coefficient into one or more of frequency domains, identifies whether there is a non-zero frequency coefficient in each frequency domain, generates frequency domain encoding information indicating whether there is the non-zero frequency coefficient in each frequency domain, and encodes the frequency domain encoding information. When the corresponding frequency domain encoding information indicates that there is the non-zero frequency coefficient in the frequency domain, the encoder 150 can scan and encode the quantized frequency coefficient of the frequency domain. A description of a detailed operation of the encoder 150 will be made in detail through a description of an apparatus 200 for subband-coding the frequency conversion unit according to an embodiment of the present disclosure since a function of the apparatus 200 for subband-coding the frequency conversion unit according to the embodiment of the present disclosure described below may be included in a function of the encoder 150.
The inverse quantizer and inverse transformer 160 inversely quantizes and inversely transforms the residual block transformed and quantized by the transformer and quantizer 140 to reconstruct the residual block. The inverse quantization and the inverse transform may be achieved by inversely performing the transform process and the quantization process performed by the transformer and quantizer 140. That is, the inverse quantizer and inverse transformer 160 can perform the inverse quantization and the inverse transform by inversely performing the transform and the quantization performed by the transformer and quantizer 140 by using information (for example, information on a transform type and a quantization type) related to the transform and the quantization generated and transmitted from the transformer and quantizer 140.
The adder 170 adds the predicted block predicted by the predictor 110 or 120 and the residual block inversely quantized and inversely transformed by the inverse quantizer and inverse transformer 160 to reconstruct the current block.
The frame memory 180 stores the block reconstructed by the adder 170 and uses the stored block as a reference block in order to generate the predicted block in performing the intra prediction or the inter prediction.
The apparatus 200 for subband-coding the frequency conversion unit includes a frequency domain splitter 210, a frequency domain encoding information generator 220, a frequency domain scan unit 230, and an entropy encoder 240. An encoding stream generator in the apparatus for subband-coding the frequency conversion unit according to the present disclosure may be implemented using the entropy encoder 240. Other components of the apparatus 200, such as the a frequency domain splitter 210, the frequency domain encoding information generator 220, the frequency domain scan unit 230, and the entropy encoder 240 are each implemented by one or more processors and/or application-specific integrated circuits (ASICs).
The frequency domain splitter 210 receives a frequency conversion block, and splits a frequency conversion unit of the received frequency conversion block into one or more frequency domains.
The frequency domain encoding information generator 220 identifies whether there is a non-zero frequency coefficient in each of the split frequency domains, and generates frequency domain encoding information.
The frequency domain scan unit 230 receives the frequency domain encoding information from the frequency domain encoding information generator 220 and scans a frequency coefficient of each frequency domain to generate a frequency domain frequency coefficient stream.
The entropy encoder 240 binarizes and encodes the frequency domain encoding information and the scanned frequency domain frequency coefficient stream.
As illustrated in
Further, as illustrated in
The frequency domain encoding information generator 220 identifies whether there is the non-zero frequency coefficient in each of the split frequency domains. The frequency domain encoding information generator 220 generates corresponding frequency domain encoding information divisibly for a case where there is no non-zero frequency coefficient in the frequency domain and a case where there is even a single non-zero frequency coefficient. For example, the frequency domain encoding information generator 220 can generate “0” as frequency domain encoding information of the corresponding frequency domain when there is no non-zero frequency coefficient in the frequency domain, and generate “1” as frequency domain encoding information of the corresponding frequency domain when there is even a single non-zero frequency coefficient.
The frequency domain scan unit 230 receives the frequency domain encoding information from the frequency domain encoding information generator 220 and scans the frequency coefficient of each frequency domain to generate the frequency domain frequency coefficient stream.
As illustrated in
Further, the frequency domain scan unit 230 receives the frequency domain encoding information and scans only the frequency coefficient of the frequency domain having the non-zero frequency coefficient to generate the frequency domain frequency coefficient stream. That is, the frequency coefficient of the frequency domain having only the frequency coefficient which is “0” may not be scanned.
Meanwhile, the frequency domain splitter 210 receives the frequency domain encoding information from the frequency domain encoding information generator 220, and may split again the frequency domain into one or more sub frequency domains if the frequency domain has the non-zero frequency coefficient.
For example, the frequency domain splitter 210 can split the frequency conversion unit into hierarchical frequency domains like a case of the 16×16 frequency conversion unit of
The entropy encoder 240 receives the frequency domain encoding information from the frequency domain encoding information generator 220 and receives the scanned frequency domain frequency coefficient stream from the frequency domain scan unit 230 to binarize and encode the frequency domain encoding information and the scanned frequency domain frequency coefficient stream.
At this time, the entropy encoder 240 can binarize the frequency domain encoding information into a one bit size having “0” or “1” for each frequency domain.
Further, the entropy encoder 240 can encode the frequency domain encoding information with reference to a probability that the frequency domain encoding information is generated.
Table 1 shows an example of binary information according to the frequency domain encoding information of each frequency domain of the frequency conversion unit.
Four bit frequency domain encoding information may be encoded by storing a lookup table such as Table 1 based on the probability that there is the non-zero frequency coefficient in frequency domains 0, 1, 2, and 3 illustrated in
As shown in Table 1, while the number of binary code bits generated when frequency domain encoding information of the remaining frequency domains except for domain 0 corresponding to the low frequency domain is all “0” is small, the number of binary code bits generated when frequency domain encoding information of the remaining frequency domains except for domain 0 corresponding to the low frequency domain is all “1” is relatively large. The frequency domain encoding information of the remaining frequency domains except for domain 0 corresponding to the low frequency domain is likely to be “0”, thereby increasing the total encoding efficiency.
Meanwhile, since making the lookup table such as Table 1 based on the probability is already known, its detailed description will be omitted.
A video decoding apparatus 600 includes a decoder 610, an inverse quantizer and inverse transformer 620, a predictor 630 or 640, an adder 650, and a frame memory 660. Other components of the video decoding apparatus 600, such as the decoder 610, the inverse quantizer and inverse transformer 620, the predictor 630 or 640, the adder 650 are each implemented by one or more processors and/or application-specific integrated circuits (ASICs). The frame memory 660 includes at least one non-transitory computer readable medium. The video decoding apparatus 600 includes input components (e.g., a keyboard, a mic, a touch pad, and so on) and output components (e.g., such as a speaker, a display screen, a printer and so on).
The decoder 610 decodes the encoded data and extracts information required for a block decoding. The decoder 610 can extract the encoded residual block from the first field included in the encoded data and decode the extracted residual block, extract information required for a prediction from the second field included in the encoded data, and transmit the extracted information required for the prediction to the intra predictor 630 or the inter predictor 640.
The decoder 610 receives the encoded data, extracting frequency domain encoding information and a frequency domain frequency coefficient stream, divides a frequency conversion unit into one or more frequency domains according to the frequency domain encoding information, and inversely scans the corresponding frequency domain frequency coefficient stream according to the frequency domain encoding information and sets a quantization coefficient to reconstruct a transformed and quantized frequency conversion block. That is, the decoder 610 can decode the encoded data to extract the frequency domain encoding information, set all quantization frequency coefficients of the corresponding frequency domain to “0” when the frequency domain encoding information is “0” for the frequency domain, extract the frequency domain quantization frequency coefficient stream from the bitstream (encoded data) when the frequency domain encoding information is “1”, and inversely scan the frequency domain quantization frequency coefficient stream through various inverse scanning methods such as an inverse zigzag scan and the like and set the frequency domain quantization frequency coefficient to generate the residual block (that is, transformed and quantized frequency conversion block) having the quantization frequency coefficient in every frequency domain.
Here, when the frequency domain has the frequency domain encoding information which is “0”, the decoder 610 can set all quantization coefficients of the corresponding frequency domain of the frequency conversion unit to “0” and inversely scan the frequency domain frequency coefficient stream of the frequency domain where there is the frequency domain having the frequency domain encoding information which is not “0” to reconstruct the transformed and quantized frequency conversion block (that is, transformed and quantized residual block).
Further, the decoder 610 can extract the frequency domain encoding information from the encoded data with reference to the probability that the frequency domain encoding information is generated. In this event, the decoder 610 can extract the frequency domain encoding information by using the same lookup table as the lookup table stored by the encoder 150 of the video encoding apparatus 100.
Meanwhile, the decoder 610 can split the frequency conversion unit by the unit of 4×4 subblocks or 8×8 subblocks in the same way as that of the video encoding apparatus 100, and split the frequency conversion unit into the low frequency domain and the remaining domain except for the low frequency domain. Further, the low frequency domain may be the left uppermost domain of the frequency conversion unit when a length and a width of the frequency conversion unit are equally split in half, respectively.
Meanwhile, the decoder 610 can inversely scan the frequency domain frequency coefficient stream in parallel for each frequency domain. That is, when the encoder 150 scans the frequency domain frequency coefficient stream in parallel for each frequency domain, a plurality of domain scanners (not shown) may be included within the decoder 610 similar to a case where a plurality of domain scanners 402 to 404 are included within the encoder 150.
Meanwhile, the decoder 610 decodes the encoded data to decode or extract information required for the decoding as well as the transformed and quantized residual block. The information required for the decoding refers to information required for decoding the encoded bitstream within the encoded data. For example, the information may include information on a block type, information on an intra prediction mode when a prediction mode is the intra prediction mode, and information on the motion vector when the prediction mode is an inter prediction mode, information on a transform and quantization type and the like, but may include various information as well as the above-listed information.
The inverse quantizer and inverse transformer 620 inversely quantizes and inversely transforms the transformed and quantized residual block which is decoded to reconstruct the residual block.
The predictor 630 or 640 predicts the current block to generate the predicted block. At this time, the corresponding predictor 630 or 640 can predict the current block in the same way as that of the predictor 110 or 120 of the video encoding apparatus 100.
The adder 650 adds the residual block reconstructed by the inverse quantizer and inverse transformer 630 and the predicted block generated by the predictor 640 to reconstruct the current block. The current block reconstructed by the adder 650 is transferred to the frame memory 660, and may be used for predicting another block by the predictor 630 or 640.
The frame memory 660 stores a reconstructed video to allow an intra and inter prediction block to be generated.
Meanwhile, the video encoding/decoding apparatus according to an embodiment of the present disclosure may be implemented by connecting an encoded data output terminal of the video encoding apparatus 100 of
The video encoding/decoding apparatus according to an embodiment of the present disclosure includes a video encoder for predicting the current block to generate the predicted block, subtracting the predicted block from the current block to generate the residual block, transforming and quantizing the residual block to generate the frequency conversion block, splitting the frequency conversion unit of the frequency conversion block into one or more frequency domains and identifying whether there is the non-zero frequency coefficient in each frequency domain to generate the frequency domain encoding information, scanning the frequency coefficient of each frequency domain to generate the frequency domain frequency coefficient stream, and binarizing and encoding the frequency domain encoding information and the scanned frequency domain frequency coefficient stream; and a video decoder for receiving the encoded data to extract the frequency domain encoding information and the frequency domain frequency coefficient stream, splitting the frequency conversion unit into one or more frequency domains according to the frequency domain encoding information, inversely scanning the frequency domain frequency coefficient stream according to the frequency domain encoding information to set the quantization coefficient, reconstructing the transformed and quantized frequency conversion block, inversely quantizing and inversely transforming the frequency conversion block to reconstruct the residual block, predicting the current block to generate the predicted block, and adding the reconstructed residual block and the predicted block to reconstruct the current block.
Here, the video encoder may be implemented as the video encoding apparatus 100 according to an embodiment of the present disclosure, and the video decoder may be implemented as the video decoding apparatus 600 according to an embodiment of the present disclosure.
The following description will be made with reference to
As illustrated in
Here, since the block receiving step (S710) and the frequency domain split step (S720) correspond to operations of the frequency domain splitter 210, the step (S730), the step (S740), and the step (S770) correspond to operations of the frequency domain encoding information generator 220, the frequency domain scan step (S750) corresponds to an operation of the frequency domain scan unit 230, and the encoding stream generating step (S760) corresponds to an operation of the entropy encoding unit 240, their detailed descriptions will be omitted.
Meanwhile, referring to
Here, since the prediction step (S810) corresponds to an operation of the predictor 110 or 120, the subtraction step (S820) corresponds to an operation of the subtractor 130, the transform and quantization step (S830) corresponds to an operation of the transformer and quantizer 140, and the encoding step (S840) corresponds to an operation of the encoding unit 150, their detailed descriptions will be omitted.
Meanwhile, referring to
Here, since the decoding step (S910) corresponds to an operation of the decoding unit 610, the inverse quantization and inverse transform step (S920) corresponds to an operation of the inverse quantizer and inverse transformer 620, the prediction step (S930) corresponds to an operation of the predictor 630 or 640, and the addition step (S940) corresponds to an operation of the adder 650, their detailed descriptions will be omitted.
The video encoding/decoding method according to an embodiment of the present disclosure may be implemented by combining the video encoding method according an embodiment of the present disclosure and the video decoding method according to an embodiment of the present disclosure.
The video encoding/decoding method according to an embodiment of the present disclosure includes a video encoding step (implemented by the video encoding method according to an embodiment of the present disclosure) of predicting a current block to generate a predicted block, subtracting the predicted block from the current block to generate a residual block, transforming and quantizing the residual block to generate a frequency conversion block, and splitting a frequency conversion unit of the frequency conversion block into one or more frequency domains, identifying whether there is a non-zero frequency coefficient in each frequency domain to generate frequency domain encoding information, scanning the frequency coefficient of each frequency domain to generate a frequency domain frequency coefficient stream, and binarizing and encoding the frequency domain encoding information and the scanned frequency domain frequency coefficient stream, and a video decoding step (implemented by the video decoding method according to an embodiment of the present disclosure) of receiving encoded data to extract the frequency domain encoding information and the frequency domain frequency coefficient stream, splitting the frequency conversion unit into one or more frequency domains according to the frequency domain encoding information, and inversely scanning the frequency domain frequency coefficient stream according to the frequency domain encoding information and setting a quantization coefficient to reconstruct the transformed and quantized frequency conversion block, inversely quantizing and inversely transforming the frequency conversion block to reconstruct the residual block, predicting the current block to generate the predicted block, and adding the reconstructed residual block and the predicted block to reconstruct the current block.
Here, the video encoding step may be implemented by the video encoding step according to an embodiment of the present disclosure, and the video decoding step may be implemented by the video decoding step according to an embodiment of the present disclosure.
In the description above, although all of the components of the embodiments of the present disclosure have been explained as assembled or operatively connected as a unit, the present disclosure is not intended to limit itself to such embodiments. Rather, within the objective scope of the claimed invention, the respective components may be selectively and operatively combined in any numbers. Every one of the components is able to be also implemented by itself in hardware while the respective ones can be combined in part or as a whole selectively and implemented in a computer program having program modules for executing functions of the hardware equivalents. Codes or code segments to constitute such a program be easily deduced by a person who has ordinary skill in the art. The computer program is stored non-transitory computer readable recording medium, which in operation can realize the as some embodiments of the present disclosure. Examples of the non-transitory computer readable recording medium include magnetic recording media, such as a hard disk, a floppy disk, and a magnetic tape, and optical recording media, such as a compact disk read only memory (CD-ROM) and a digital video disk (DVD), magneto-optical media, such as a floptical disk, and hardware devices that are specially configured to store and execute program instructions, such as a ROM, a random access memory (RAM), and a flash memory.
According to various embodiments of the present disclosure as described above, in encoding and decoding a frequency conversion unit of a frequency conversion block, a video compression efficiency is able to be improved and an implementation is able to be simplified by splitting the frequency conversion unit into one or more frequency domains, encoding frequency domain encoding information so that it is indicated whether there is a non-zero frequency coefficient in each frequency domain, and encoding the frequency conversion block with reflection of video characteristics.
In addition, terms like ‘include’, ‘comprise’, and ‘have’ should be interpreted in default as inclusive or open rather than exclusive or closed unless expressly defined to the contrary. All the terms that are technical, scientific or otherwise agree with the meanings as understood by a person of ordinary skill in the art unless defined to the contrary. Common terms as found in dictionaries should be interpreted in the context of the related technical writings not too ideally or impractically unless the present disclosure expressly defines them so.
Although exemplary embodiments of the present disclosure have been described for illustrative purposes, those of ordinary skill in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the spirit and scope of the claimed invention. Specific terms used in this disclosure and drawings are used for illustrative purposes and not to be considered as limitations of the present disclosure. Therefore, exemplary embodiments of the present disclosure have not been described for limiting purposes. Accordingly, the scope of the claimed invention is not to be limited by the above embodiments but by the claims and the equivalents thereof.
| Number | Date | Country | Kind |
|---|---|---|---|
| 10-2010-0069663 | Jul 2010 | KR | national |
The present application is a continuation of U.S. patent application Ser. No. 13/811,581 filed Apr. 10, 2013, which is a the National Phase application of International Application No. PCT/KR2011/004906, filed Jul. 5, 2011, which is based upon and claims the benefit of priorities from Korean Patent Application No. 10-2010-0069663, filed on Jul. 19, 2010. The disclosures of the above-listed applications are hereby incorporated by reference herein in their entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 6763139 | Andrew | Jul 2004 | B1 |
| 6804402 | Andrew | Oct 2004 | B2 |
| 7088866 | Andrew | Aug 2006 | B2 |
| 20020027954 | Singh | Mar 2002 | A1 |
| 20030063809 | Andrew | Apr 2003 | A1 |
| 20050063470 | Bottreau et al. | Mar 2005 | A1 |
| 20060133680 | Bossen | Jun 2006 | A1 |
| 20060291556 | Watanabe | Dec 2006 | A1 |
| 20090003447 | Christoffersen | Jan 2009 | A1 |
| 20090273706 | Tu | Nov 2009 | A1 |
| 20100034473 | Sadasue et al. | Feb 2010 | A1 |
| Number | Date | Country |
|---|---|---|
| 1330038 | Jul 2003 | EP |
| 09084010 | Mar 1997 | JP |
| 2006-333500 | Dec 2006 | JP |
| 1020000009743 | Feb 2000 | KR |
| 1020080021268 | Mar 2008 | KR |
| 1020090097014 | Sep 2009 | KR |
| 2006-118288 | Nov 2006 | WO |
| Entry |
|---|
| Thomas Wedi et al.; “Advances in Hybrid Video Coding”; 2007; pp. 1-14; vol. 6508; 650812; SPIE-IS&T; Panasonic R&D Center Germany. |
| Chinese Office Action dated Jul. 6, 2015. |
| Sugimoto et al., “Proposal on Improved Entropy Coding Method for DCT coefficients”, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11, 2nd Meeting, Jul. 21-28, 2010, 8 pages, Geneva. |
| International Search Report dated Feb. 24, 2012 for PCT/KR2011/004906. |
| Iole Moccagatta et al, Technical evidences in support of USNB comment 13198-70, Clauses 6.2.9.9 and 6.2.9.11—Minor Technical, Still Texture, Oct. 1998, Atlantic City, pp. 1-5. |
| Liu Q et al, Hardware-Oriented Early Detection Algorithms for 4 x 4 and 8 x 8 All-Zero Blocks in H.264, Apr. 2009, 9 pages. |
| European Office Action dated Apr. 10, 2018 in connection with the counterpart European Patent Application No. 15191898.4-1208. |
| European Office Action dated Apr. 16, 2018 in connection with the counterpart European Patent Application No. 15191905.7-1208. |
| Chinese Office Action dated May 3, 2018 in connection with the counterpart Chinese Patent Application No. 201610223527.X. |
| Chinese Office Action dated May 3, 2018 in connection with the counterpart Chinese Patent Application No. 201610223529.9. |
| Chinese Office Action dated May 3, 2018 in connection with the counterpart Chinese Patent Application No. 201610223956.7. |
| Chinese Office Action dated May 31, 2018 in connection with the counterpart Chinese Patent Application No. 201610223480.7. |
| European Office Action dated Apr. 9, 2019 in connection with the counterpart European Patent Application No. 15191905.7. |
| Video Coding Using Extended Block Sizes, Telecommunication Standardization Sector, Jan. 2009, pp. 1-4. |
| Number | Date | Country | |
|---|---|---|---|
| 20150365672 A1 | Dec 2015 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 13811581 | US | |
| Child | 14742122 | US |
