The present invention is generally directed to the field of power supplies. More specifically, the present invention is directed to eliminating random pulse from pulse width modulation output during power up of digital signal controller in an AC-to-DC power supply.
A digital signal controller (DSC) includes functionality of a microcontroller and a digital signal processors (DSPs). Similar to a microcontroller, a typical DSC includes controlled peripherals such as pulse wide modulation (PWM) modules and timers. Similar to DSPs, a typical DSC includes single-cycle multiply-accumulate (MAC) units, barrel shifters, and large accumulators. Not all vendors have adopted the term DSC, some continue to use the term microcontroller although such microcontrollers include the added functionality typically associated with a DSP. DSCs are used in a wide range of applications including, but not limited to, power conversion, motor control, and sensor processing applications.
PWM modules are commonly used for controlling power delivered to a load, such as an electrical device. A PWM module generates a PWM signal that drives a switch. The average value of voltage (and current) fed to the load is controlled by turning the switch ON and OFF. The longer the switch is ON compared to OFF, the higher the power supplied to the load. The duty cycle describes the proportion of ON time to the total period of the PWM signal. A low duty cycle corresponds to low power, because the power is OFF for most of the time. Duty cycle is expressed in percent, 100% being fully ON. PWM works well with the ON/OFF nature of digital controls, which can easily set the needed duty cycle.
DSC vendors typically design the DSC to include a general purpose digital PWM module. It is left to the device manufacturer into which the DSC is installed to specifically configure the digital PWM module. The DSC is configured to execute a control algorithm, which in part provides an input to the digital PWM for controlling the duty cycle. In the case where the DSC is used in a switching mode power converter, controlling the duty cycle of the digital PWM enables regulation of the power converter output voltage.
It is a common application for a digital PWM to be configured with multiple channels for interleaving operation. In an exemplary application, a DSC is included in a switching mode power converter having digital PWM module with two channels. The digital PWM is configured to operate in one of two operation modes, an independent operation mode and a complementary operation mode. In the independent operation mode, the two channels are operated independently of each other, for example the duty cycle for each channel is independent. In the complementary operation mode, each of the two channels is correlated as a complement of each other where the PWM signal for the second channel is phase shifted 180 degrees from the PWM signal for the first channel. For example, if the first channel is operating at 10% duty cycle, then the second channel is operating at 90% duty cycle. As such, in the complementary operation mode, the channels can not operate independently. Instead, the duty cycle of the second channel is restricted to the complement of the first channel duty cycle. The mode is set in firmware that controls the DSC.
The complementary operation mode is the common operation mode used to achieve the desired pulse width for power factor correction (PFC) interleaving operation. However, DSCs provided by certain vendors suffer from random pulses during device power up when configured for complementary operation mode. Power up is that period of time immediately following the device being turned ON and the device stabilizing at normal operating conditions. In the case of power supplies, random pulses output from the digital PWM may damage or destroy a PFC front-end circuit due to saturation of the magnetic component within the PFC front-end circuit.
Embodiments are directed to a method of eliminating random pulses during power up of a device. In an exemplary application, a switching mode power converter includes a DSC with a digital PWM module configured for complementary operation mode during normal operation. The method is implemented as a modification to the control algorithm of the DSC such that during an initialization stage immediately following power up of the device relevant digital PWM modules used for interleaving operation are reconfigured to temporarily operate in an independent operation mode with the duty cycle associated with each channel set at zero. The reconfigured digital PWM modules remain set in the independent operation mode for a predefined period of time. In some embodiments, a timer within the DSC is used to count the predefined time period. Once the predefined time period is reached, the reconfigured digital PWM modules are again reconfigured back to the original complementary operation mode configuration and the control algorithm resumes normal operation of the DSC and digital PWM modules. Modifying the control algorithm in this manner enables accurate control timing so that the operation mode change back to the original setting occurs only after the interval when random pulses may occur but before the first regular PWM signal with the desired duty cycle for normal operation is output.
In an aspect, a method of eliminating random pulses during power up of a device is disclosed. The method includes configuring each of one or more digital pulse width modulators within a switching mode power supply to operate in an independent operation mode and a complementary operation mode. The method also includes at power up of the switching mode power supply, operating each digital pulse width modulator in the independent operation mode and continuing to operate each digital pulse width modulator in the independent operation mode for a predetermined period of time. The method also includes changing the operation of each digital pulse width modulator from the independent operation mode to the complementary operation mode after the predetermined period of time expires, wherein changing the operation occurs during an initialization stage. The method also includes during a normal operation following the initialization stage, operating each digital pulse width modulator in the complementary operation mode. The method can also include monitoring a timing counter value and comparing the timing counter value to the predetermined period of time. The timing counter value can be provided by a software counter. Each digital pulse width modulator can include multiple channels, each channel supplies a pulse width modulated signal having a defined duty cycle, wherein the one or more digital pulse width modulators are configured for power factor correction interleaving operation. The duty cycle of each channel can be set to zero while in the independent operation mode during the initialization stage. Normal operation can be a normal power factor correction interleaving operation. Each of one or more digital pulse width modulators can generate a random pulse during power up when operating in the complementary operation mode.
In another aspect, another method of eliminating random pulses during power up of a device is disclosed. The method includes configuring a digital pulse width modulator within a switching mode power supply to operate in an independent operation mode and a complementary operation mode, wherein the digital pulse width modulator operates with a defined duty cycle for power factor correction interleaving operation. The method also includes at power up of the switching mode power supply, operating the digital pulse width modulator in the independent operation mode and continuing to operate the digital pulse width modulator in the independent operation mode for a predetermined period of time. The method also includes changing the operation of the digital pulse width modulator from the independent operation mode to the complementary operation mode after the predetermined period of time expires, wherein changing the operation occurs during an initialization stage. The method also includes during a normal power factor correction interleaving operation following the initialization stage, operating the digital pulse width modulator in the complementary operation mode. The method can also include monitoring a timing counter value and comparing the timing counter value to the predetermined period of time. The timing counter value can be provided by a software counter. The digital pulse width modulator can include multiple channels, each channel supplies a pulse width modulated signal having a defined duty cycle. The duty cycle of each channel can be set to zero while in the independent operation mode during the initialization stage. The digital pulse width modulator can generate a random pulse during power up when operating in the complementary operation mode.
In yet another aspect, an apparatus for eliminating random pulses during power up is disclosed. The apparatus includes one or more digital pulse width modulators each configured to operate in an independent operation mode and a complementary operation mode. The apparatus also includes a processor coupled to the one or more digital pulse width modulators. The processor includes program instructions configured to, at power up of the apparatus, operate each digital pulse width modulator in the independent operation mode and continue to operate each digital pulse width modulator in the independent operation mode for a predetermined period of time. The program instructions are also configured to change the operation of each digital pulse width modulator from the independent operation mode to the complementary operation mode after the predetermined period of time expires, wherein changing the operation occurs during an initialization stage. The program instructions are also configured to, during a normal operation following the initialization stage, operate each digital pulse width modulator in the complementary operation mode. The program instructions can also be configured to monitor a timing counter value and comparing the timing counter value to the predetermined period of time. The apparatus can also include a software counter and the timing counter value can be provided by the software counter. Each digital pulse width modulator can include multiple channels, each channel supplies a pulse width modulated signal having a defined duty cycle, wherein the one or more digital pulse width modulators are configured for power factor correction interleaving operation. The program instructions can also be configured to set the duty cycle of each channel to zero while in the independent operation mode during the initialization stage. Normal operation can be a normal power factor correction interleaving operation. Each of the one or more digital pulse width modulators can generate a random pulse during power up when operating in the complementary operation mode. The processor can be a digital signal controller or a microcontroller.
Several example embodiments are described with reference to the drawings, wherein like components are provided with like reference numerals. The example embodiments are intended to illustrate, but not to limit, the invention. The drawings include the following figures:
Embodiments of the present application are directed to a method of eliminating random voltage pulses during power up of a DSC. Those of ordinary skill in the art will realize that the following detailed description of the method is illustrative only and is not intended to be in any way limiting. Other embodiments of the method will readily suggest themselves to such skilled persons having the benefit of this disclosure.
Reference will now be made in detail to implementations of the method as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts. In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application and business related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.
In the exemplary application described below, the method of eliminating random pulses from a digital PWM module during power up is applied to a switching mode power supply. It is understood that this application is merely exemplary and that the method can be applied to alternative applications where a digital PWM module has random pulses during power up.
The PFC front-end module can be configured as any conventional PFC circuit. In this exemplary application, the PFC front-end module is configured for interleaving operation. In some embodiments, the PFC front-end module includes one or more digital PWM modules each having one or more channels. For example, there can be three or four digital PWM modules, each of which consists of channel A, channel B, and in some cases an auxiliary channel. In some configurations, there is a single digital PWM module having multiple channels. In other configurations, there are multiple digital PWM modules, each digital PWM module configured to have one or more channels. For interleaving operation, channels within the same digital PWM module can be interleaved, but only for independent operation mode. Channels from different digital PWM modules can be interleaved in either complementary operation mode or independent operation mode. The channels are controlled by the DSC such that a duty cycle of each channel is established for desired interleaving operation. A control algorithm is executed by the DSC. In some embodiments, the control algorithm is stored and executed as firmware, as is well known in the art.
The control algorithm includes executable instructions for controlling the digital PWM modules configured for both independent and complementary operation mode during normal operation. However, if the power supply unit is powered up and initialized while in the complementary operation mode, random pulses in the PWM signal may be generated, where a duration (width) of the random pulse can be greater, even much greater, than 100% of the switching cycle.
Furthermore, it is important to timely reconfigure the PWM channels back to the complementary operation mode immediately after a timeframe when a random pulse may be generated but before normal operation. This critical task is accomplished by utilizing firmware on a software-based counter.
In the case where the relevant digital PWM channels, such as the digital PWM module 2, channel B, are reconfigured from independent operation mode back in complementary operation mode after one time delay, no random pulse manifests during the time delay. However, the time delay may not be long enough and the random pulse may manifest after the relevant PWM channels are reconfigured back in complementary operation mode.
Accordingly, an initialization algorithm is executed at power up before the control algorithm executes the instructions for normal operation of the DSC and the digital PWM modules. In some embodiments, the initialization algorithm is implemented as a sub-routine of the control algorithm. At power up, the control algorithm is executed and the initialization algorithm is immediately called. In other embodiments, the initialization algorithm is a separate algorithm from the control algorithm and is executed prior to execution of the control algorithm.
The initialization algorithm can be considered part of a device initialization stage during which time the device is powered up and initialized before normal operation. The initialization algorithm is intended for use in those devices having a digital PWM module configured for complementary operation mode during normal operation. Since some DSC designs are known to generate PWM signals having random pulses during power up, the initialization algorithm temporarily changes the operation mode while powering up to the independent operation mode. The operation is temporarily changed for a predefined time period, it is during this predefined time period that random pulses are known to occur.
At the step 20, a timing counter is monitored. In some embodiments, the timing counter is a software counter used for normal operation of the firmware. Alternatively, other conventional timing mechanisms can be used. At the step 30, the timing counter value is compared to a predefined period of time. The predefined time period is determined as that period time during which random pulses may occur. In some embodiments, the predefined time period is determined empirically by monitoring the DSC while powering up in the complementary operation mode and measuring the time period over which random pulses are observed to occur. The predefined period of time is determined as a time period that is greater than this observed value. In some embodiments, the timing counter begins counting when the control algorithm begins, this corresponds to the initialization algorithm being a sub-routine within the control algorithm. In other embodiments, the timing counter begins when the initialization algorithm begins.
Once the timing counter value is equal to or greater than the predefined time period, then the initialization algorithm moves to the step 40. At the step 40, the PWM modules configured at the step 10 to operate in the independent operation mode are reconfigured to operate in the complementary operation mode. At the step 50, normal operation of the DSC and the digital PWM modules begins. In the case where the initialization algorithm is a sub-routine of the control algorithm, the sub-routine is exited and the control algorithm executes the code for normal operation. In the case where the initialization algorithm is a separate algorithm from the control algorithm, the initialization algorithm ends and the control algorithm begins.
The present application has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the method. Many of the components shown and described in the various figures can be interchanged to achieve the results necessary, and this description should be read to encompass such interchange as well. As such, references herein to specific embodiments and details thereof are not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications can be made to the embodiments chosen for illustration without departing from the spirit and scope of the application.
Number | Name | Date | Kind |
---|---|---|---|
4234920 | Van Ness et al. | Nov 1980 | A |
4273406 | Okagami | Jun 1981 | A |
4327298 | Burgin | Apr 1982 | A |
4370703 | Risberg | Jan 1983 | A |
4563731 | Sato et al. | Jan 1986 | A |
4611289 | Coppola | Sep 1986 | A |
4642616 | Goodwin | Feb 1987 | A |
4645278 | Yevak et al. | Feb 1987 | A |
4658204 | Goodwin | Apr 1987 | A |
4703191 | Ferguson | Oct 1987 | A |
4712160 | Sato et al. | Dec 1987 | A |
4742424 | Kautzer et al. | May 1988 | A |
4788626 | Neidig et al. | Nov 1988 | A |
4806110 | Lindeman | Feb 1989 | A |
4841220 | Tabisz et al. | Jun 1989 | A |
4857822 | Tabisz et al. | Aug 1989 | A |
4866367 | Ridley et al. | Sep 1989 | A |
4890217 | Conway | Dec 1989 | A |
4893227 | Gallios et al. | Jan 1990 | A |
4899256 | Sway-Tin | Feb 1990 | A |
4901069 | Veneruso | Feb 1990 | A |
4985804 | Campbell et al. | Jan 1991 | A |
5065302 | Kanazawa | Nov 1991 | A |
5090919 | Tsuji | Feb 1992 | A |
5101322 | Ghaem et al. | Mar 1992 | A |
5105182 | Shindo | Apr 1992 | A |
5126931 | Jitaru | Jun 1992 | A |
5132890 | Blandino | Jul 1992 | A |
5235491 | Weiss | Aug 1993 | A |
5283792 | Davies et al. | Feb 1994 | A |
5325283 | Farrington | Jun 1994 | A |
5365403 | Vinciarelli et al. | Nov 1994 | A |
5373432 | Vollin | Dec 1994 | A |
5434768 | Jitaru et al. | Jul 1995 | A |
5437040 | Campbell et al. | Jul 1995 | A |
5442540 | Hua | Aug 1995 | A |
5459652 | Faulk | Oct 1995 | A |
5673185 | Albach et al. | Sep 1997 | A |
5712772 | Telefus et al. | Jan 1998 | A |
5717936 | Uskali | Feb 1998 | A |
5768118 | Faulk et al. | Jun 1998 | A |
5786992 | Vinciarelli et al. | Jul 1998 | A |
5790395 | Hagen | Aug 1998 | A |
5811895 | Suzuki et al. | Sep 1998 | A |
5838171 | Davis | Nov 1998 | A |
5838554 | Lanni | Nov 1998 | A |
5859771 | Kniegl | Jan 1999 | A |
5874841 | Majid et al. | Feb 1999 | A |
5903452 | Yang | May 1999 | A |
5905369 | Ishii et al. | May 1999 | A |
5923543 | Choi | Jul 1999 | A |
5949672 | Bernet | Sep 1999 | A |
5978238 | Liu | Nov 1999 | A |
6009008 | Pelly | Dec 1999 | A |
6091611 | Lanni | Jul 2000 | A |
6183302 | Daikuhara et al. | Feb 2001 | B1 |
6191957 | Peterson | Feb 2001 | B1 |
6272015 | Mangtani | Aug 2001 | B1 |
6275397 | McClain | Aug 2001 | B1 |
6307761 | Nakagawa | Oct 2001 | B1 |
6323627 | Schmiederer et al. | Nov 2001 | B1 |
6331794 | Blanchard | Dec 2001 | B1 |
6356465 | Yasumura | Mar 2002 | B2 |
6366476 | Yasumura | Apr 2002 | B1 |
6385059 | Telefus et al. | May 2002 | B1 |
6388897 | Ying et al. | May 2002 | B1 |
6390854 | Yamamoto et al. | May 2002 | B2 |
6396716 | Liu et al. | May 2002 | B1 |
6452816 | Kuranuki | Sep 2002 | B2 |
6459175 | Potega | Oct 2002 | B1 |
6487098 | Malik et al. | Nov 2002 | B2 |
6507174 | Qian | Jan 2003 | B1 |
6549409 | Saxelby et al. | Apr 2003 | B1 |
6578253 | Herbert | Jun 2003 | B1 |
6721192 | Yang et al. | Apr 2004 | B1 |
6775162 | Mihai et al. | Aug 2004 | B2 |
6894461 | Hack et al. | May 2005 | B1 |
6919715 | Muratov et al. | Jul 2005 | B2 |
6989997 | Xu et al. | Jan 2006 | B2 |
7035126 | Lanni | Apr 2006 | B1 |
7038406 | Wilson | May 2006 | B2 |
7061195 | Ho et al. | Jun 2006 | B2 |
7102251 | West | Sep 2006 | B2 |
7139180 | Herbert | Nov 2006 | B1 |
7202640 | Morita | Apr 2007 | B2 |
7205752 | Jansen | Apr 2007 | B2 |
7208833 | Nobori et al. | Apr 2007 | B2 |
7212420 | Liao | May 2007 | B2 |
7215560 | Soldano et al. | May 2007 | B2 |
7239532 | Hsu et al. | Jul 2007 | B1 |
7274175 | Manolescu | Sep 2007 | B2 |
7315460 | Kyono | Jan 2008 | B2 |
7386286 | Petrovic et al. | Jun 2008 | B2 |
7450388 | Beihoff et al. | Nov 2008 | B2 |
7459893 | Jacobs | Dec 2008 | B2 |
7564706 | Herbert | Jul 2009 | B1 |
7570037 | Li | Aug 2009 | B2 |
7596007 | Phadke et al. | Sep 2009 | B2 |
7605570 | Liu et al. | Oct 2009 | B2 |
7630221 | Sui et al. | Dec 2009 | B2 |
7679347 | He et al. | Mar 2010 | B2 |
7701305 | Lin et al. | Apr 2010 | B2 |
7730676 | Hon | Jun 2010 | B2 |
7755914 | Telefus et al. | Jul 2010 | B2 |
7760519 | Telefus et al. | Jul 2010 | B2 |
7830684 | Taylor | Nov 2010 | B2 |
7924578 | Jansen et al. | Apr 2011 | B2 |
7940533 | Mansfield et al. | May 2011 | B2 |
7978489 | Telefus et al. | Jul 2011 | B1 |
8018743 | Wang et al. | Sep 2011 | B2 |
8040117 | Telefus | Oct 2011 | B2 |
8059429 | Huynh | Nov 2011 | B2 |
8059434 | Huang et al. | Nov 2011 | B2 |
8077489 | Pellen | Dec 2011 | B2 |
8094473 | Moon et al. | Jan 2012 | B2 |
8102678 | Jungreis | Jan 2012 | B2 |
8125181 | Gregg et al. | Feb 2012 | B2 |
8126181 | Yamamoto et al. | Feb 2012 | B2 |
8134848 | Whittam et al. | Mar 2012 | B2 |
8155368 | Cheung et al. | Apr 2012 | B2 |
8193662 | Carlson et al. | Jun 2012 | B1 |
8194417 | Chang | Jun 2012 | B2 |
8199541 | Yang | Jun 2012 | B2 |
8207717 | Uruno et al. | Jun 2012 | B2 |
8233298 | Jang | Jul 2012 | B2 |
8243472 | Chang et al. | Aug 2012 | B2 |
8279646 | Hamstra | Oct 2012 | B1 |
8289741 | Jungreis | Oct 2012 | B2 |
8344689 | Boguslavskij | Jan 2013 | B2 |
8363434 | Lin | Jan 2013 | B2 |
8369111 | Balakrishnan et al. | Feb 2013 | B2 |
8385032 | Mao et al. | Feb 2013 | B1 |
8400801 | Shinoda | Mar 2013 | B2 |
8410768 | Huber et al. | Apr 2013 | B2 |
8441810 | Telefus et al. | May 2013 | B2 |
8488340 | Zhang et al. | Jul 2013 | B2 |
8520410 | Telefus et al. | Aug 2013 | B2 |
8654553 | Ye et al. | Feb 2014 | B1 |
8749210 | Nakao et al. | Jun 2014 | B1 |
8780597 | Xu | Jul 2014 | B2 |
20010036091 | Yasumura | Nov 2001 | A1 |
20020008963 | DiBene et al. | Jan 2002 | A1 |
20020011823 | Lee | Jan 2002 | A1 |
20020036200 | Ulrich | Mar 2002 | A1 |
20030035303 | Balakrishnan et al. | Feb 2003 | A1 |
20030112645 | Schlecht | Jun 2003 | A1 |
20040062061 | Bourdillon | Apr 2004 | A1 |
20040149551 | Porter | Aug 2004 | A1 |
20040183510 | Sutardja et al. | Sep 2004 | A1 |
20040252529 | Huber et al. | Dec 2004 | A1 |
20050024016 | Breen et al. | Feb 2005 | A1 |
20050036338 | Porter et al. | Feb 2005 | A1 |
20050117376 | Wilson | Jun 2005 | A1 |
20050138437 | Allen et al. | Jun 2005 | A1 |
20050194942 | Hack et al. | Sep 2005 | A1 |
20050225257 | Green | Oct 2005 | A1 |
20050254268 | Reinhard et al. | Nov 2005 | A1 |
20050270001 | Jitaru | Dec 2005 | A1 |
20060002155 | Shteynberg et al. | Jan 2006 | A1 |
20060022637 | Wang et al. | Feb 2006 | A1 |
20060152947 | Baker et al. | Jul 2006 | A1 |
20060198172 | Wood | Sep 2006 | A1 |
20060208711 | Soldano | Sep 2006 | A1 |
20060213890 | Kooken et al. | Sep 2006 | A1 |
20060232220 | Melis | Oct 2006 | A1 |
20060291512 | Borschowa | Dec 2006 | A1 |
20070040516 | Chen | Feb 2007 | A1 |
20070086224 | Phadke et al. | Apr 2007 | A1 |
20070087784 | Yamamoto et al. | Apr 2007 | A1 |
20070120542 | LeMay | May 2007 | A1 |
20070121981 | Koh et al. | May 2007 | A1 |
20070138971 | Chen | Jun 2007 | A1 |
20070242487 | Orr | Oct 2007 | A1 |
20070247091 | Maiocchi | Oct 2007 | A1 |
20070263415 | Jansen et al. | Nov 2007 | A1 |
20070279955 | Liu et al. | Dec 2007 | A1 |
20070298653 | Mahoney et al. | Dec 2007 | A1 |
20080002444 | Shekhawat et al. | Jan 2008 | A1 |
20080018265 | Lee et al. | Jan 2008 | A1 |
20080043496 | Yang | Feb 2008 | A1 |
20080191667 | Kernahan et al. | Aug 2008 | A1 |
20090034299 | Lev | Feb 2009 | A1 |
20090045889 | Goergen et al. | Feb 2009 | A1 |
20090196073 | Nakahori | Aug 2009 | A1 |
20090207637 | Boeke | Aug 2009 | A1 |
20090230929 | Sui et al. | Sep 2009 | A1 |
20090290384 | Jungreis | Nov 2009 | A1 |
20090300400 | DuBose | Dec 2009 | A1 |
20100039833 | Coulson et al. | Feb 2010 | A1 |
20100103711 | Komatsuzaki | Apr 2010 | A1 |
20100110732 | Moyer | May 2010 | A1 |
20100254057 | Chen | Oct 2010 | A1 |
20100277837 | Myhre | Nov 2010 | A1 |
20100289466 | Telefus | Nov 2010 | A1 |
20100317216 | Pocrass | Dec 2010 | A1 |
20100322441 | Weiss et al. | Dec 2010 | A1 |
20100332857 | Vogman | Dec 2010 | A1 |
20110037444 | Wildash | Feb 2011 | A1 |
20110132899 | Shimomugi et al. | Jun 2011 | A1 |
20110211376 | Hosotani | Sep 2011 | A1 |
20110222318 | Uno et al. | Sep 2011 | A1 |
20110261590 | Liu | Oct 2011 | A1 |
20120069609 | Christophe et al. | Mar 2012 | A1 |
20120112657 | Van Der Veen et al. | May 2012 | A1 |
20120113686 | Telefus et al. | May 2012 | A1 |
20120144183 | Heinrichs et al. | Jun 2012 | A1 |
20120153917 | Adell et al. | Jun 2012 | A1 |
20120268084 | Wang et al. | Oct 2012 | A1 |
20130003427 | Pan | Jan 2013 | A1 |
20130016545 | Xu | Jan 2013 | A1 |
20130027011 | Shih et al. | Jan 2013 | A1 |
20130049709 | Fu et al. | Feb 2013 | A1 |
20130148385 | Zhang | Jun 2013 | A1 |
20130155728 | Melanson et al. | Jun 2013 | A1 |
20130329469 | Kubota | Dec 2013 | A1 |
20140153299 | Jeong et al. | Jun 2014 | A1 |
20140268912 | Telefus | Sep 2014 | A1 |
20150002108 | Kim | Jan 2015 | A1 |
Number | Date | Country |
---|---|---|
1146630 | Oct 2001 | EP |
4217869 | Aug 1992 | JP |
10243640 | Sep 1998 | JP |
11202027 | Jul 1999 | JP |
2000083374 | Mar 2000 | JP |
20000253648 | Sep 2000 | JP |
2004208357 | Jul 2004 | JP |
Entry |
---|
EE Times.com—“Team Claims Midrange Wireless Energy Transfer”, by R. Colin Johnson, 4 pages, Nov. 6, 2007. |
Ee Times. com—“Wireless Beacon Could Recharge Consumer Devices”, by R. Colin Johnson, 3 pages, Nov. 6, 2007. |
Novel Zero-Voltage and Zero-Current Switching (ZVZCS) Full Bridge PWM converter Using Coupled Output Inductor, Sep. 2002 IEEE, pp. 641-648. |
“New Architectures for Radio-Frequency dc/dc Power Conversion”, Juan Rivas et al., Laboratory for Electromagnetic and Electronic Systems, Jan. 2004, Massachusetts Institute of Technology, Room 10-171 Cambridge, MA 02139, pp. 4074-4084. |
“Randomized Modulation in Power Electronic Converters”. Aleksander M. Stankovic, member IEEE, and Hanoch Lev-Ari, vol. 90, No. 5, May 2002, pp. 782-799. |
“Analysis and Special Characteristics of a Spread-Spectrum Technique for Conducted EMI Suppression”, K.K. tse, et al. Member IEEE, IEEE Transactions on Power Electronics, vol. 15., No. 2, Mar. 2000, pp. 399-410. |
Number | Date | Country | |
---|---|---|---|
20140266082 A1 | Sep 2014 | US |