Claims
- 1. An iterative value programmer operable to provide digital value steps, or probes, used in conjunction with a sensor operable to sense a change caused by each step or probe in a bipolar fashion, wherein an amount of said change is determined for both positive and negative values of a noise component of signal-plus-noise samples in a symmetric fashion.
- 2. An integrated circuit device comprised of means of performing primary simple functions namely digital addition (or subtraction) to form a topological array matrix consisting of two or more rows an a plurality of contiguous left hand, and right hand, columns which together with a means of utilizing column shifting (as controlled by a iterative programmer) so as to provide from the chip a “bipolar” means of sensing of the consequences of each iterative probe value supplied by such a program with these consequences being interpreted equally well without regard for the net polarity of the noise portion of each signal-to-noise sample.
- 3. An iterative programmer in accordance with claim 1, further comprising:
an integrated circuit device consisting of a chip, or a portion of a larger chip, that can interpret the response of each iterative probe to be used to help control said programmer so as to determine the magnitude and polarity of a subsequent probe, with each such decision made by a logic flow process.
- 4. An iterative programmer in accordance with claim 1, further comprising:
an integrated circuit device consisting of one or more chips, or a portion of a large chip, operable to execute the series of steps that constitute the iterative process so as to converge in a manner that provides an accurate noise estimate for each trial in accordance with said iterative process.
- 5. An integrated circuit device or group of devices comprising:
a receive portion operable to receive signals from a wire-line; an amplifying portion operable to amplify the receive signals to form amplified signal-plus-noise signals; an I-Q portion operable to create in-phase and quadrature digital versions of said receive signals, wherein the in-phase and quadrature versions are about ninety degrees out of phase with respect to each other; a memory portion operable to store the signal-plus-noise signals; a matrix forming portion operable to form at least one matrix digitally representing a plurality of values, the values consisting of the in-phase and quadrature versions of the receive signals; an iterative processing portion operable to performing an iterative process on data contained in the matrix to determine an estimate of the magnitude and polarity of a noise portion of the signal-plus-noise for each of one or more trials; and an operation portion operable to subtract each estimated noise value from the stored signal-plus-noise version to obtain a noise-reduced signal, wherein a topographic digital number array, which covers a positive and negative range of numbers and is in equilibrium about a topocentric value, is used to detect when the polarity of the noise portion of a signal-to-noise combination changes from positive to negative or from negative to positive in response to an injection of a predetermined value probe.
- 6. An integrated circuit chip as claimed in claim 5 that executes a logic flow guided by means of a decision tree and thus, in an orderly fashion, reduces several possible consequences to a single choice of one value for a subsequent iterative probe, such choice consisting of an appropriate magnitude and polarity.
- 7. An integrated circuit chip, or aggregate of chips, that performs an iterative process by using iterative probes (magnitude and phase) where consequences are determined by the decision logic results of claim 1 in a series of iterative steps each assessed as to topological changes so as to resulting in selection of an appropriate next probe value to cause a series of iterations that converge to a near zero conclusion and providing an algebraic sum which is a close approximation to the equivalent noise value, in digital form, which can be subtracted from the signal-to-noise value of each trail.
- 8. A receive system consisting of an arrangement of devices in accordance with claim 2, wherein said system further provides an output signal that is enhanced considerably with respect to the inherent noise that is present without such devices and arrangements and with such enhancement manifest in the strength of the carrier signal in a communication system.
- 9. A receive system in accordance with claim 8 further operable to accommodate and interpret various forms of modulation of the carrier of said signal, such an ability being achieved by a succession of frames of information that are generated in near-real time to retrieve the modulated signal information that is less corrupted by said noise.
- 10. A receive system in accordance with claim 9, further comprising:
an integrated circuit device capable of providing said frames of information to work in one or more pairs to form a paralleled processing arrangement in which separately remembered signal frame(s) can be captured and stored simultaneously so that the output of each can be utilized individually and serially to determine the desired noise-reduced signal by successive frames that provide the modulation characteristics of the sequence, all of this being done in a tolerably short and predetermined fixed time which is manifested as signal delay, without comprising bandwidth.
- 11. An integrated circuit device or group of devices as claimed in claim 5, wherein computed deviations form array values, which are signal level independent, are applied to one row of the matrix in a form of a plus or minus column shift results in the matrix being in equilibrium about the topocentric of the array and the matrix is operable to serve as a change detector to sense progressive changes as caused by a series of iterative probes.
- 12. A method for increasing the signal to noise ratio of a receive wireline system, said method comprising the steps of:
receiving receive signals from a wire-line; amplifying said receive signals to form amplified signal-plus-noise signals; creating in-phase and quadrature digital versions of said received signals wherein said in-phase and quadrature versions are about ninety degrees out of phase with respect to each other; storing said signal-plus-noise signals in a memory device; forming at least one matrix digitally representing a plurality of values, said values consisting of said in-phase and quadrature versions of said receive signals; performing an iterative process on data contained in said matrix to determine an estimate of the magnitude and polarity of the noise portion of the signal-plus-noise for each trial; subtracting each estimated noise value from the stored signal-plus-noise version to obtain a noise-reduced signal; and using a topographic digital number array, that covers a positive and negative range and is in equilibrium about a topocentric value, to detect when the polarity of the noise portion of a signal-to-noise combination changes from positive to negative or from negative to positive in response to an injection of a predetermined value probe; in which computed deviations form array values, which are signal level independent, are applied to one row of said matrix in the form of a plus or minus column shift results in the matrix being in equilibrium about the topocentric of the array and thereby enduring the matrix with the ability to serve as a change detector to sense progressive changes as caused by a series of iterative probes.
CROSS REFERENCE TO RELATED APPLICATIONS
[0001] This is a divisional of application Ser. No. 09/665,658 filed Sep. 20, 2000, which claims benefit pursuant to 35 U.S.C. § 119(e)(1) of the filing date of the Provisional Application 60/154,781 filed on Sep. 20, 1999 pursuant to 35 U.S.C. § 111(b); the above noted prior applications are all hereby incorporated by reference.
Provisional Applications (1)
|
Number |
Date |
Country |
|
60154781 |
Sep 1999 |
US |
Divisions (1)
|
Number |
Date |
Country |
Parent |
09665658 |
Sep 2000 |
US |
Child |
10793251 |
Mar 2004 |
US |