The present invention is generally related to laser diodes, and more particularly is related to a laser diode bar array assembly and method for manufacturing a laser diode bar assembly.
1. Field of the Invention
The present invention relates to laser diodes, and more particularly to a laser diode assembly which promotes accurate spacing and alignment of diode bars, cooling of diode bars and electrical conductivity through the diode bars, and facilitates assembly.
2. Background Art
Laser diode arrays are in general used in a wide variety of industrial and research applications. Pluralities of diode bars are mounted on a substrate to provide the multiplied power of numerous bars, versus the effect offered by a single bar. For arrays that are operated in harsh environments such as high temperatures or rapidly changing temperatures it is desired that the entire array assembly be assembled with high temperature solders. In arrays that are fabricated with high temperature solders it is imperative to minimize the stress induced in the laser bar from the assembly process. To optimize the efficiency of a multiple diode bar array the materials used must also have high electrical conductivity and thermal conductivity. This requires the use of different materials that have different thermal expansion properties. In a hard soldered assembly small thermal expansion mismatches can cause stress on the bars and hence reliability issues. In addition good alignment of the bars is necessary to maintain high efficiency, good performance, and high reliability.
Most efforts in the art have focused upon modes and means of mounting numerous diode bars quickly and inexpensively. The mounting of numerous bars into a single array historically has been a somewhat labor and/or cost intensive proposition, thus partially impeding the development of economical products and devices incorporating laser diode arrays.
For example, U.S. Pat. Nos. 5,040,187 and 5,284,790, both to Karpinski, show a “monolithic” laser diode array. These patents teach a substrate having a number of grooves formed therein, and into which the diode bars are inserted. The substrate is flexed into an arc to widen the grooves; the diode bars are inserted into the temporarily widened grooves, after which the substrate is relaxed and allowed elastically to return to its normal shape, which results in an effective narrowing of the grooves thereby to help hold the inserted diodes in place. A variety of “submounts” for the array also are taught. However, the methods and configurations of the disclosures are not conducive to diode bar alignment, as the bars tend to tip and roll within the grooves during assembly.
U.S. Pat. No. 5,128,951 to Karpinski also shows a particular type of laser diode array and method of fabrication. The disclosure has to do with providing an inexpensive mode of manufacturing a diode bar array. A substrate is provided with two layers, an upper conductive layer immediately above and in flush contact with a lower non-conductive layer. The grooves for receiving the diode bars are cut into the substrate so as to completely pierce the upper layer and penetrate into the lower non-conductive layer. The disclosure purports thereby to provide a means for mounting diode bars which promotes conductivity between bars while also providing heat transfer into the lower electrically insulating layer. The maximized alignment of the bars in the grooves also is not taught.
U.S. Pat. No. 5,305,344 to Patel discloses a laser diode array. This disclosure teaches diversity in diode bar packing, and a configuration which possibly eases the replacement of defective individual bars, but is comparatively complex and expensive.
U.S. Pat. No. 5,311,535 to Karpinski shows a laser diode array which provides for laser emission from the minor surfaces of the diode bars. The device involves the disposition of diode bars into a grooved substrate. Diode bar alignment is not carefully optimized.
Other United States patents of interest in the field include U.S. Pat. No. 6,295,307 to Hoden; U.S. Pat. No. 5,644,586 to Kawano et al.; U.S. Pat. No. 5,627,850 to Irwin et al.; U.S. Pat. No. 5,568,498 to Nilsson; U.S. Pat. No. 5,497,391 to Paoli; U.S. Pat. No. 5,418,799 to Tada; U.S. Pat. No. 5,440,577 to Tucker; U.S. Pat. No. 5,394,426 to Joslin; U.S. Pat. No. 5,212,707 to Heidel et al.; U.S. Pat. No. 5,105,430 to Mundinger et al.; U.S. Pat. No. 5,031,187 to Orenstein et al.; U.S. Pat. No. 5,061,974 to Onodera et al; U.S. Pat. No. 5,060,237 to Peterson; U.S. Pat. No. 4,980,893 to Thornton et al.; U.S. Pat. No. 4,947,401 to Hinata et al.; U.S. Pat. No. 4,903,274 to Taneya et al.; U.S. Pat. No. 4,881,237 to Donnelly; and U.S. Pat. No. 4,092,614 to Sakuma et al.
Nevertheless, a need remains for a means and method of providing a laser diode array which at once is simple and economical that can operate in harsh environments, and yet provide reliable operation, optimized diode bar alignment to promote emission efficiency without sacrificing efficient electrical conductivity between, and cooling of, the diode bars.
Thus, a heretofore unaddressed need exists in the industry to address the aforementioned deficiencies and inadequacies.
The foregoing discussion of the prior art derives primarily from U.S. Pat. No. 6,352,873 to Hoden who discloses a method for assembling a diode bar assembly by locating a first conductive spacer on a planer working surface; disposing a first solder preform on the first conductive spacer; placing a diode bar on the first solder preform; disposing a second solder preform on the diode bar; placing a second conductor spacer on the second solder preform; compressing the spacers, preforms and diode bar parallel together; heating the solder preforms above their melting temperatures, and allowing the melted solder preforms to harden by cooling.
The present invention provides an improved laser diode assembly and assembly method which overcomes aforesaid and other disadvantages of the prior art. More particularly, the present invention provides a laser diode bar assembly in which a metallized insulating layer is soldered to a heat sink. A plurality of parallel grooves are cut through the insulating layer to or into the heat sink leaving the insulating layer in the form of a mesh with plurality of parallel streets formed on the heat sink. A laser diode stack consisting of a plurality of laser diode bars and spacers preferably, but not necessarily, formed of the same material as the heat sink is then soldered to the grooved insulating layer with the laser diode bars located over the grooves with the spacers affixed to the streets. With this arrangement, the individual streets are free to move with the expansion of the heat sink. This minimizes the stress induced on the laser bars due to any mismatch of the thermal expansion coefficients between the heatsink, insulating layer, and the laser diode bar. The reduced effects of stress due to mismatches in coefficient of thermal expansion maintains the integrity of the laser diode bar and allows the use of high temperature solders. The insulating layer streets provide both thermal conduction as well as electrical isolation between the laser diode bars.
Further features and advantages of the present invention can be better understood with reference to the following drawings, wherein like reference numerals designate like parts, and wherein:
Minimizing the stress effect due to mismatch in the coefficients of thermal expansions also allows the use of hard solder between the laser diode stack 110 and the streets 109. The streets 109 thus provide both thermal conduction as well as electrical isolation between the individual laser diode bars 114. See also
As is shown by step 202, a metallized insulating layer 102 is joined to a heat sink 104 by a solder 106. A plurality of grooves 108 is formed through the metallized insulating layer 102 and solder 106 to or partially into the heat sink 104 (step 203). A laser diode stack 110 is formed of a plurality of spacers 112 and a plurality of laser diode bars 114 in alternating fashion (step 201), is then soldered onto the top of streets 109 of the metallized insulating layer 102 (step 204).
It is thus seen that the present invention provides a simple and low cost solution to minimizing the effects of stress induced due to mismatches in the coefficient of thermal expansion of components used in a diode bar array assembly.
It should be emphasized that the above-described embodiments of the present invention, particularly, any “preferred” embodiments, are merely possible examples of implementations, merely set forth for a clear understanding of the principles of the invention. Many variations and modifications may be made to the above-described embodiments of the invention without departing substantially from the spirit and principles of the invention. All such modifications and variations are intended to be included herein within the scope of this disclosure and the present invention and protected by the following claims.
This application claims priority from U.S. Provisional Application Ser. No. 60/822,071, filed Aug. 10, 2006 the contents of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4092614 | Sakuma et al. | May 1978 | A |
4881237 | Donnelly | Nov 1989 | A |
4903274 | Taneya et al. | Feb 1990 | A |
4947401 | Hinata et al. | Aug 1990 | A |
4980893 | Thornton et al. | Dec 1990 | A |
5031187 | Orenstein et al. | Jul 1991 | A |
5040187 | Karpinski | Aug 1991 | A |
5060237 | Peterson | Oct 1991 | A |
5061974 | Onodera et al. | Oct 1991 | A |
5105430 | Mundinger et al. | Apr 1992 | A |
5128951 | Karpinski | Jul 1992 | A |
5212707 | Heidel et al. | May 1993 | A |
5284790 | Karpinski | Feb 1994 | A |
5305344 | Patel | Apr 1994 | A |
5311535 | Karpinski | May 1994 | A |
5325384 | Herb et al. | Jun 1994 | A |
5394426 | Joslin | Feb 1995 | A |
5418799 | Tada | May 1995 | A |
5440577 | Tucker | Aug 1995 | A |
5497391 | Paoli | Mar 1996 | A |
5568498 | Nilsson | Oct 1996 | A |
5627850 | Irwin et al. | May 1997 | A |
5644586 | Kawano et al. | Jul 1997 | A |
5764675 | Juhala | Jun 1998 | A |
5848083 | Haden et al. | Dec 1998 | A |
5913108 | Stephens et al. | Jun 1999 | A |
5923692 | Staskus et al. | Jul 1999 | A |
6295307 | Hoden et al. | Sep 2001 | B1 |
6352873 | Hoden | Mar 2002 | B1 |
6424667 | Endriz et al. | Jul 2002 | B1 |
7286359 | Khbeis et al. | Oct 2007 | B2 |
20020001864 | Ishikawa et al. | Jan 2002 | A1 |
20020009106 | Miyokawa et al. | Jan 2002 | A1 |
20040052280 | Rice | Mar 2004 | A1 |
20040082112 | Stephens | Apr 2004 | A1 |
20040264521 | Ness et al. | Dec 2004 | A1 |
20050095755 | Nakata et al. | May 2005 | A1 |
Number | Date | Country | |
---|---|---|---|
20080037602 A1 | Feb 2008 | US |
Number | Date | Country | |
---|---|---|---|
60822071 | Aug 2006 | US |