The present invention relates generally to storage systems, and more particularly to disk drive servo controllers.
Conventional computer systems typically include several functional components. These components may include a central processing unit (CPU), main memory, input/output (“I/O”) devices, and disk drives. In conventional systems, the main memory is coupled to the CPU via a system bus or a local memory bus. The main memory is used to provide the CPU access to data and/or program information that is stored in main memory at execution time. Typically, the main memory is composed of random access memory (RAM) circuits. A computer system with the CPU and main memory is often referred to as a host system.
The main memory is typically smaller than disk drives and may be volatile. Programming data is often stored on the disk drive and read into main memory as needed. The disk drives are coupled to the host system via a disk controller that handles complex details of interfacing the disk drives to the host system. Communications between the host system and the disk controller is usually provided using one of a variety of standard I/O bus interfaces.
Typically, a disk drive includes one or more magnetic disks. Each disk (or platter) typically has a number of concentric rings or tracks (platter) on which data is stored. The tracks themselves may be divided into sectors, which are the smallest accessible data units. A positioning head above the appropriate track accesses a sector. An index pulse typically identifies the first sector of a track. The start of each sector is identified with a sector pulse. Typically, the disk drive waits until a desired sector rotates beneath the head before proceeding with a read or writes operation. Data is accessed serially, one bit at a time and typically, each disk has its own read/write head.
The disk drive is connected to the disk controller that performs numerous functions, for example, converting digital to analog data signals, disk formatting, error checking and fixing, logical to physical address mapping and data buffering. To perform the various functions for transferring data, the disk controller includes numerous components.
To access data from a disk drive (or to write data), the host system must know where to read (or write data to) the data from the disk drive. A driver typically performs this task. Once the disk drive address is known, the address is translated to cylinder, head and sector, based on platter geometry and sent to the disk controller. Logic on the hard disk looks at the number of cylinders requested. Servo controller firmware instructs motor control hardware to move read/write heads 103 to the appropriate track. When the head is in the correct position, it reads the data from the correct track.
Typically, read and write head 103 has a write core for writing data in a data region, and a read core for magnetically detecting the data written in the data region of a track and a servo pattern recorded on a servo region.
A servo system 104 detects the position of head 103 on platter 101A according to the phase of a servo pattern detected by the read core of head 103. Servo system 104 then moves head 103 to the target position.
Servo system 104 servo-controls head 103 while receiving feedback for a detected position obtained from a servo pattern so that any positional error between the detected position and the target position is negated.
Typically, a servo controller in system 104 communicates with a data recovery device. One such device is shown in
Typically, servo information is recorded in fixed amounts for a given product. In conventional systems, all the elements of servo fields are “hard-wired” to include details of interface timing between the servo controller and the read channel device 303. The conventional approach has drawbacks. For example, the servo controller design must be modified each time the format of any of the servo data elements changes. Also, if the interface between the read channel device 303 and servo controller (303A,
Therefore, what is desired is an efficient controller that can accommodate multiple interfaces and also future changes in servo field formats.
A servo controller for an embedded disk controller comprises a read channel interface that includes a programmable control logic that receives a servo field detected signal from a module that detects a servo field start bit. A memory in the read channel interface is enabled by the programmable control logic for receiving servo field data from a read channel device, wherein the programmable control logic is configured to operate in a first mode and a second mode allowing the servo controller to process servo data from the read channel device.
In other features of the invention, the first mode is an m wire mode, the second mode is an n wire mode, m and n are integers, and m≠n. In the first mode the servo controller processes the servo data at a first data width and in the second mode the servo controller processes the servo data at a second data width. A filter receives unfiltered servo data from the memory. A counter receives the servo field detected signal. The programmable control logic may be configured by a processor in the embedded disk controller.
A method for collecting servo field data from programmable devices in embedded disk controllers comprises receiving a servo field detection signal at a programmable control logic in a read channel interface in a servo controller, wherein the programmable control logic is configured to operate both in a first mode and a second mode allowing the servo controller to process servo data from a read channel device, receiving control signal for capturing servo field data, and organizing servo field data.
In other features of the invention, the first mode is an m wire mode, the second mode is an n wire mode, m and n are integers, and m≠n. In the first mode the servo controller processes the servo data at a first data width and in the second mode the servo controller processes the servo data at a second data width. The programmable control logic in the read channel interface receives the servo field detection signal from a detect module. A memory in the read channel interface receives the control signal from the programmable control logic. The memory sends unfiltered servo field data to a bitmap filter.
A servo controller for an embedded disk controller comprises read channel interface means that includes a programmable control logic for receiving a servo field detected signal from a module that detects a servo field start bit and memory means in the read channel interface that is enabled by the programmable control logic for receiving servo field data from a read channel device, wherein the programmable control logic is configured to operate in a first mode and a second mode allowing the servo controller to process servo data from the read channel device.
In other features of the invention, the first mode is an m wire mode, the second mode is an n wire mode, m and n are integers, and m≠n. In the first mode the servo controller processes the servo data at a first data width and in the second mode the servo controller processes the servo data at a second data width. The servo controller further comprises filter means for receiving unfiltered servo data from the memory means. The servo controller further comprises counter means for receiving the servo field detected signal. The programmable control logic may be configured by a processor in the embedded disk controller.
This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof in connection with the attached drawings.
The foregoing features and other features of the present invention will now be described. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:
To facilitate an understanding of the preferred embodiment, the general architecture and operation of an embedded disk controller will be described initially. The specific architecture and operation of the preferred embodiment will then be described.
System 200 includes a microprocessor (“MP) 201 that performs various functions described below. MP 201 may be a Pentium® Class processor designed and developed by Intel Corporation® or an ARM processor. MP 201 is operationally coupled to various system 200 components via buses 222 and 223. Bus 222 may be an Advanced High performance (AHB) bus as specified by ARM Inc. Bus 223 may an Advanced Peripheral Bus (“APB”) as specified by ARM Inc. The specifications for AHB and APB are incorporated herein by reference in their entirety.
System 200 is also provided with a random access memory (RAM) or static RAM (SRAM) 202 that stores programs and instructions, which allows MP 201 to execute computer instructions. MP 201 may execute code instructions (also referred to as “firmware”) out of RAM 202.
System 200 is also provided with read only memory (ROM) 203 that stores invariant instructions, including basic input/output instructions.
System 200 is also provided with a digital signal processor (“DSP”) 206 that controls and monitors various servo functions through DSP interface module (“DSPIM”) 208 and servo controller interface 210 operationally coupled to a servo controller (“SC”) 211.
DSPIM 208 interfaces DSP 206 with MP 201 and allows DSP 206 to update a tightly coupled memory module (TCM) 205 (also referred to as “memory module” 205) with servo related information. MP 201 can access TCM 205 via DSPIM 208.
Servo controller interface (“SCI”) 210 includes an APB interface 213 that allows SCI 210 to interface with APB bus 223 and allows SC 211 to interface with MP 201 and DSP 206.
SCI 210 also includes DSPAHB interface 214 that allows access to DSPAHB bus 209. SCI 210 is provided with a digital to analog and analog to digital converter 212 that converts data from analog to digital domain, and vice-versa. Analog data 220 enters module 212 and leaves as analog data 220A to a servo device 221.
SC 211 has a read channel device (RDC) serial port 217, a motor control (“SVC”) serial port 218 for a “combo” motor controller device, a head integrated circuit (HDIC) serial port 219 and a servo data (“SVD”) interface 216 for communicating with various devices.
A motor controller 307 (also referred to as device 307), (for example, a motor controller manufactured by Texas Instruments (D, Part Number SH6764) sends control signals 308 to control actuator movement using motor 307A. It is noteworthy that spindle 101C is controlled by a spindle motor (not shown) for rotating platters 101A and 101B. SC 211 sends plural signals to motor controller 307 including clock, data and “enable” signals to motor controller 307 (for example, SV_SEN, SV_SCLK and SV_SDAT).
SC 211 is also operationally coupled to a piezo controller 509 that allows communication with a piezo device (not shown). One such piezo controller is sold by Rolm Electronics®, Part Number BD6801FV. SC 211 sends clock, data and enable signals to controller 509 (for example, SV_SEN, SV_SCLK and SV_SDAT).
SC 211 also has a servo-timing controller (“STC”) 401 that automatically adjusts the time base when a head change occurs. Servo controller 211 includes an interrupt controller 411 that can generate an interrupt to DSP 206 and MP 201. Interrupts may be generated when a servo field is found (or not found) and for other reasons. SC 211 includes a servo-monitoring port 412 that monitors various signals to SC 211.
SC 211 uses a pulse width modulation unit (“PWM”) 413 for supporting control of motor 307A PWM, and a spindle motor PWM 409 and a piezo PWM 408.
MP 201 and/or DSP 206 use read channel device 303 for transferring configuration data and operational commands through SC 211 (via read channel interface 303A).
Control logic 502 includes a state machine (not shown) that may be configured by signal 515. Signal 515 includes gray code, Position Error Signal (“PES”), run out correction (“ROC”) and Recovered Service field (“RSF”) configuration information. As is well known in the art, gray code is the front portion of the data as read from a media. MP 201 or DSP 206 may send signal 515.
Servo field search signal 514 is received from DSP 206 or from timer hardware, by a synchronizer 505. Signal 514 indicates the time to begin the search for servo field data. Synchronizer 505 then synchronizes signal 514 with serial data clock 512. Synchronized signal 513 and serial data clock 512 are sent to control logic 502.
Control logic generates signal 510 that is sent to serial register 503. Signal 510 enables serial register 503 to receive data from read channel device 303. Serial register 503 transfers unfiltered data 507 to a bitmap filter 504 that filters data 507 to generate servo data 508 that can be read by DSP 206 or MP 201. DSP 206 or MP 201 using firmware and through signal 509 may set filter 504.
Control logic 502 can operate under plural modes by using signal 511. For example, control logic 502 may operate under a two-wire mode (one clock/one data) or three-wire mode (one clock/two data). Control logic 502 also sends a signal 518 to start detect module 500 that requests start detect module 500 to look for servo data.
In step S701, serial register 503 receives clock signal 512 and serial data (505 and 506).
In step S700, control logic 502 receives control signal 515 from MP 201 and/or DSP 206. Signal 515 includes gray code, PES, ROC and RSF configuration information.
In step S702, control logic 502 generates signal 510 that enables serial register to capture data.
In step S703, data is organized so that MP 201 and/or DSP 206 can read it. In one aspect, unfiltered servo data 507 is sent to a bit map filter 504 that filters the data and generates servo data 508 so that it can be read by DSP 206 or MP 201.
In one aspect of the present invention, elements of the servo fields are programmable and can be adjusted by firmware. Hence, hardware changes are not required to keep up with format changes. In another aspect of the present invention, both two and three wire systems may be used without using any additional circuits.
Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. For example, the term signal as used herein includes commands. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.
This application is a continuation of U.S. patent application Ser. No. 10/385,405, filed on Mar. 10, 2003, and related to the following U.S. patent applications: U.S. patent application Ser. No. 10/384,991, filed Mar. 10, 2003; U.S. patent application Ser. No. 10/385,022, filed Mar. 11, 2003 (now U.S. Pat. No. 6,936,649, issued Aug. 30, 2005); U.S. patent application Ser. No. 10/385,042, filed Mar. 10, 2003; U.S. patent application Ser. No. 10/385,056, filed Mar. 10, 2003; U.S. patent application Ser. No. 10/385,992, filed Mar. 10, 2003; and U.S. patent application Ser. No. 10/385,039, filed Mar. 10, 2003. The disclosures of the above applications are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3800281 | Devore et al. | Mar 1974 | A |
3988716 | Fletcher et al. | Oct 1976 | A |
4001883 | Strout et al. | Jan 1977 | A |
4016368 | Apple, Jr. | Apr 1977 | A |
4050097 | Miu et al. | Sep 1977 | A |
4080649 | Calle et al. | Mar 1978 | A |
4156867 | Bench et al. | May 1979 | A |
4225960 | Masters | Sep 1980 | A |
4275457 | Leighou et al. | Jun 1981 | A |
4390969 | Hayes | Jun 1983 | A |
4451898 | Palermo et al. | May 1984 | A |
4486750 | Aoki | Dec 1984 | A |
4500926 | Yoshimaru et al. | Feb 1985 | A |
4587609 | Boudreau et al. | May 1986 | A |
4603382 | Cole et al. | Jul 1986 | A |
4625321 | Pechar et al. | Nov 1986 | A |
4667286 | Young et al. | May 1987 | A |
4777635 | Glover | Oct 1988 | A |
4805046 | Kuroki et al. | Feb 1989 | A |
4807116 | Katzman et al. | Feb 1989 | A |
4807253 | Hagenauer et al. | Feb 1989 | A |
4809091 | Miyazawa et al. | Feb 1989 | A |
4811282 | Masina | Mar 1989 | A |
4812769 | Agoston | Mar 1989 | A |
4860333 | Bitzinger et al. | Aug 1989 | A |
4866606 | Kopetz | Sep 1989 | A |
4881232 | Sako et al. | Nov 1989 | A |
4920535 | Watanabe et al. | Apr 1990 | A |
4949342 | Shimbo et al. | Aug 1990 | A |
4970418 | Masterson | Nov 1990 | A |
4972417 | Sako et al. | Nov 1990 | A |
4975915 | Sako et al. | Dec 1990 | A |
4989190 | Kuroe et al. | Jan 1991 | A |
5014186 | Chisholm | May 1991 | A |
5023612 | Liu | Jun 1991 | A |
5027357 | Yu et al. | Jun 1991 | A |
5050013 | Holsinger | Sep 1991 | A |
5051998 | Murai et al. | Sep 1991 | A |
5068755 | Hamilton et al. | Nov 1991 | A |
5068857 | Yoshida | Nov 1991 | A |
5072420 | Conley et al. | Dec 1991 | A |
5088093 | Storch et al. | Feb 1992 | A |
5109500 | Iseki et al. | Apr 1992 | A |
5117442 | Hall | May 1992 | A |
5127098 | Rosenthal et al. | Jun 1992 | A |
5133062 | Joshi et al. | Jul 1992 | A |
5136592 | Weng | Aug 1992 | A |
5146585 | Smith, III | Sep 1992 | A |
5157669 | Yu et al. | Oct 1992 | A |
5162954 | Miller et al. | Nov 1992 | A |
5193197 | Thacker | Mar 1993 | A |
5204859 | Paesler et al. | Apr 1993 | A |
5218564 | Haines et al. | Jun 1993 | A |
5220569 | Hartness | Jun 1993 | A |
5237593 | Fisher et al. | Aug 1993 | A |
5243471 | Shinn | Sep 1993 | A |
5249271 | Hopkinson et al. | Sep 1993 | A |
5257143 | Zangenehpour | Oct 1993 | A |
5261081 | White et al. | Nov 1993 | A |
5271018 | Chan | Dec 1993 | A |
5274509 | Buch | Dec 1993 | A |
5276564 | Hessing et al. | Jan 1994 | A |
5276662 | Shaver, Jr. et al. | Jan 1994 | A |
5276807 | Kodama et al. | Jan 1994 | A |
5280488 | Glover et al. | Jan 1994 | A |
5285327 | Hetzler | Feb 1994 | A |
5285451 | Henson et al. | Feb 1994 | A |
5301333 | Lee | Apr 1994 | A |
5307216 | Cook et al. | Apr 1994 | A |
5315708 | Eidler et al. | May 1994 | A |
5329630 | Badwin | Jul 1994 | A |
5339443 | Lockwood | Aug 1994 | A |
5349667 | Kaneko | Sep 1994 | A |
5361266 | Kodama et al. | Nov 1994 | A |
5361267 | Godiwala et al. | Nov 1994 | A |
5408644 | Schneider et al. | Apr 1995 | A |
5408673 | Childers et al. | Apr 1995 | A |
5420984 | Good et al. | May 1995 | A |
5428627 | Gupta | Jun 1995 | A |
5440751 | Santeler et al. | Aug 1995 | A |
5465343 | Henson et al. | Nov 1995 | A |
5487170 | Bass et al. | Jan 1996 | A |
5488688 | Gonzales et al. | Jan 1996 | A |
5491701 | Zook | Feb 1996 | A |
5500848 | Best et al. | Mar 1996 | A |
5506989 | Boldt et al. | Apr 1996 | A |
5507005 | Kojima et al. | Apr 1996 | A |
5519837 | Tran | May 1996 | A |
5523903 | Hetzler et al. | Jun 1996 | A |
5544180 | Gupta | Aug 1996 | A |
5544346 | Amini et al. | Aug 1996 | A |
5546545 | Rich | Aug 1996 | A |
5546548 | Chen et al. | Aug 1996 | A |
5557764 | Stewart et al. | Sep 1996 | A |
5563896 | Nakaguchi | Oct 1996 | A |
5572148 | Lytle et al. | Nov 1996 | A |
5574867 | Khaira | Nov 1996 | A |
5581715 | Verinsky et al. | Dec 1996 | A |
5583999 | Sato et al. | Dec 1996 | A |
5590380 | Yamada et al. | Dec 1996 | A |
5592404 | Zook | Jan 1997 | A |
5600662 | Zook | Feb 1997 | A |
5602857 | Zook et al. | Feb 1997 | A |
5603035 | Erramoun et al. | Feb 1997 | A |
5615190 | Best et al. | Mar 1997 | A |
5623672 | Popat | Apr 1997 | A |
5626949 | Blauer et al. | May 1997 | A |
5627695 | Prins et al. | May 1997 | A |
5640602 | Takase | Jun 1997 | A |
5649230 | Lentz | Jul 1997 | A |
5659759 | Yamada | Aug 1997 | A |
5664121 | Cerauskis | Sep 1997 | A |
5689656 | Baden et al. | Nov 1997 | A |
5691994 | Acosta et al. | Nov 1997 | A |
5692135 | Alvarez, II et al. | Nov 1997 | A |
5692165 | Jeddeloh et al. | Nov 1997 | A |
5719516 | Sharpe-Geisler | Feb 1998 | A |
5729511 | Schell et al. | Mar 1998 | A |
5729718 | Au | Mar 1998 | A |
5734848 | Gates et al. | Mar 1998 | A |
5740466 | Geldman et al. | Apr 1998 | A |
5745793 | Atsatt et al. | Apr 1998 | A |
5754759 | Clarke et al. | May 1998 | A |
5758188 | Appelbaum et al. | May 1998 | A |
5784569 | Miller et al. | Jul 1998 | A |
5787483 | Jam et al. | Jul 1998 | A |
5794073 | Ramakrishnan et al. | Aug 1998 | A |
5801998 | Choi | Sep 1998 | A |
5818886 | Castle | Oct 1998 | A |
5822142 | Hicken | Oct 1998 | A |
5826093 | Assouad et al. | Oct 1998 | A |
5831922 | Choi | Nov 1998 | A |
5835930 | Dobbek | Nov 1998 | A |
5841722 | Willenz | Nov 1998 | A |
5844844 | Bauer et al. | Dec 1998 | A |
5850422 | Chen | Dec 1998 | A |
5854918 | Baxter | Dec 1998 | A |
5890207 | Sne et al. | Mar 1999 | A |
5890210 | Ishii et al. | Mar 1999 | A |
5907717 | Ellis | May 1999 | A |
5912906 | Wu et al. | Jun 1999 | A |
5925135 | Trieu et al. | Jul 1999 | A |
5928367 | Nelson et al. | Jul 1999 | A |
5937435 | Dobbek et al. | Aug 1999 | A |
5950223 | Chiang et al. | Sep 1999 | A |
5968180 | Baco | Oct 1999 | A |
5983293 | Murakami | Nov 1999 | A |
5991911 | Zook | Nov 1999 | A |
6021458 | Jayakumar et al. | Feb 2000 | A |
6029226 | Ellis et al. | Feb 2000 | A |
6029250 | Keeth | Feb 2000 | A |
6041417 | Hammond et al. | Mar 2000 | A |
6065053 | Nouri et al. | May 2000 | A |
6067206 | Hull et al. | May 2000 | A |
6070200 | Gates et al. | May 2000 | A |
6078447 | Sim | Jun 2000 | A |
6081849 | Born et al. | Jun 2000 | A |
6092231 | Sze | Jul 2000 | A |
6094320 | Ahn | Jul 2000 | A |
6105119 | Kerr et al. | Aug 2000 | A |
6108150 | Lee | Aug 2000 | A |
6115778 | Miyake et al. | Sep 2000 | A |
6124994 | Malone, Sr. | Sep 2000 | A |
6134063 | Weston-Lewis et al. | Oct 2000 | A |
6157984 | Fisher et al. | Dec 2000 | A |
6178486 | Gill et al. | Jan 2001 | B1 |
6192499 | Yang | Feb 2001 | B1 |
6201655 | Watanabe et al. | Mar 2001 | B1 |
6223303 | Billings et al. | Apr 2001 | B1 |
6279089 | Schibilla et al. | Aug 2001 | B1 |
6285632 | Ueki | Sep 2001 | B1 |
6297926 | Ahn | Oct 2001 | B1 |
6314480 | Nemazie et al. | Nov 2001 | B1 |
6330626 | Dennin et al. | Dec 2001 | B1 |
6381659 | Proch et al. | Apr 2002 | B2 |
6401149 | Dennin et al. | Jun 2002 | B1 |
6401154 | Chiu et al. | Jun 2002 | B1 |
6421760 | McDonald et al. | Jul 2002 | B1 |
6470461 | Pinvidic et al. | Oct 2002 | B1 |
6487631 | Dickinson et al. | Nov 2002 | B2 |
6490635 | Holmes | Dec 2002 | B1 |
6530000 | Krantz et al. | Mar 2003 | B1 |
6574676 | Megiddo | Jun 2003 | B1 |
6583943 | Malone, Sr. | Jun 2003 | B2 |
6629204 | Tanaka et al. | Sep 2003 | B2 |
6662253 | Gary et al. | Dec 2003 | B1 |
6662334 | Stenfort | Dec 2003 | B1 |
6721828 | Verinsky et al. | Apr 2004 | B2 |
6826650 | Krantz et al. | Nov 2004 | B1 |
6947233 | Toda | Sep 2005 | B2 |
7064915 | Spaur et al. | Jun 2006 | B1 |
20010044873 | Wilson et al. | Nov 2001 | A1 |
20020124132 | Haines et al. | Sep 2002 | A1 |
20030037225 | Deng et al. | Feb 2003 | A1 |
20030070030 | Smith et al. | Apr 2003 | A1 |
20030084269 | Drysdale et al. | May 2003 | A1 |
Number | Date | Country |
---|---|---|
0528273 | Feb 1993 | EP |
0622726 | Nov 1994 | EP |
0718827 | Jun 1996 | EP |
2285166 | Jun 1995 | GB |
63-292462 | Nov 1988 | JP |
01-315071 | Dec 1989 | JP |
03183067 | Aug 1991 | JP |
9814861 | Apr 1998 | WO |
Number | Date | Country | |
---|---|---|---|
Parent | 10385405 | Mar 2003 | US |
Child | 11388410 | US |