TREA

Method and system for driving a light emitting device display

Follow

Information

  • Patent Grant
  • 8860636
  • Patent Number
    8,860,636
  • Date Filed
    Wednesday, September 29, 2010
    15 years ago
  • Date Issued
    Tuesday, October 14, 2014
    11 years ago
Information
Abstract
A method and system for driving a light emitting device display is provided. The system provides a timing schedule which increases accuracy in the display. The system may provide the timing schedule by which an operation cycle is implemented consecutively in a group of rows. The system may provide the timing schedule by which an aging factor is used for a plurality of frames.
Description
FIELD OF INVENTION

The present invention relates to display technologies, more specifically a method and system for driving light emitting device displays.


BACKGROUND OF THE INVENTION

Recently active-matrix organic light-emitting diode (AMOLED) displays with amorphous silicon (a-Si), poly-silicon, organic, or other driving backplane have become more attractive due to advantages over active matrix liquid crystal displays. An AMOLED display using a-Si backplanes, for example, has the advantages that include low temperature fabrication that broadens the use of different substrates and makes flexible displays feasible, and its low cost fabrication. Also, OLED yields high resolution displays with a wide viewing angle.


The AMOLED display includes an array of rows and columns of pixels, each having an organic light-emitting diode (OLED) and backplane electronics arranged in the array of rows and columns. Since the OLED is a current driven device, the pixel circuit of the AMOLED should be capable of providing an accurate and constant drive current.



FIG. 1 illustrates conventional operation cycles for a conventional voltage-programmed AMOLED display. In FIG. 1, “Rowi” (i=1, 2, 3) represents a ith row of the matrix pixel array of the AMOLED display. In FIG. 1, “C” represents a compensation voltage generation cycle in which a compensation voltage is developed across the gate-source terminal of a drive transistor of the pixel circuit, “VT-GEN” represents a VT-generation cycle in which the threshold voltage of the drive transistor, VT, is generated, “P” represents a current-regulation cycle where the pixel current is regulated by applying a programming voltage to the gate of the drive transistor, and “D” represents a driving cycle in which the OLED of the pixel circuit is driven by current controlled by the drive transistor.


For each row of the AMOLED display, the operating cycles include the compensation voltage generation cycle “C”, the VT-generation cycle “VT-GEN”, the current-regulation cycle “P”, and the driving cycle “D”. Typically, these operating cycles are performed sequentially for a matrix structure, as shown in FIG. 1. For example, the entire programming cycles (i.e., “C”, “VT-GEN”, and “P”) of the first row (i.e., Row1) are executed, and then the second row (i.e., Row2) is programmed.


However, since the VT-generation cycle “VT-GEN” requires a large timing budget to generate an accurate threshold voltage of a drive TFT, this timing schedule cannot be adopted in large-area displays. Moreover, executing two extra operating cycles (i.e., “C” and “VT-GEN”) results in higher power consumption and also requires extra controlling signals leading to higher implementation cost.


SUMMARY OF THE INVENTION

It is an object of the invention to provide a method and system that obviates or mitigates at least one of the disadvantages of existing systems.


In accordance with an aspect of the present invention there is provided a display system which includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel circuit includes a path for programming, and a second path for generating the threshold of the drive transistor. The system includes: a first driver for providing data for the programming to the pixel array; and a second driver for controlling the generation of the threshold of the drive transistor for one or more drive transistors. The first driver and the second driver drives the pixel array to implement the programming and generation operations independently.


In accordance with a further aspect of the present invention there is provided a method of driving a display system. The display system includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel circuit includes a path for programming, and a second path for generating the threshold of the drive transistor. The method includes the steps of: controlling the generation of the threshold of the drive transistor for one or more drive transistors, providing data for the programming to the pixel array, independently from the step of controlling.


In accordance with a further aspect of the present invention there is provided a display system which includes: a pixel array including a plurality of pixel circuits arranged in row and column, The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The system includes: a first driver for providing data to the pixel array for programming; and a second driver for generating and storing an aging factor of each pixel circuit in a row into the corresponding pixel circuit, and programming and driving the pixel circuit in the row for a plurality of frames based on the stored aging factor. The pixel array is divided into a plurality of segments. At least one of signal lines driven by the second driver for generating the aging factor is shared in a segment.


In accordance with a further aspect of the present invention there is provided a method of driving a display system. The display system includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel array is divided into a plurality of segments. The method includes the steps of: generating an aging factor of each pixel circuit using a segment signal and storing the aging factor into the corresponding pixel circuit for each row, the segment signal being shared by each segment; and programming and driving the pixel circuit in the row for a plurality of frames based on the stored aging factor.


This summary of the invention does not necessarily describe all features of the invention.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will become more apparent from the following description in which reference is made to the appended drawings wherein:



FIG. 1 illustrates conventional operating cycles for a conventional AMOLED display;



FIG. 2 illustrates an example of a segmented timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention;



FIG. 3 illustrates an example of a parallel timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention;



FIG. 4 illustrates an example of an AMOLED display array structure for the timing schedules of FIGS. 2 and 3;



FIG. 5 illustrates an example of a voltage programmed pixel circuit to which the segmented timing schedule and the parallel timing schedule are applicable;



FIG. 6 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 5;



FIG. 7 illustrates another example of a voltage programmed pixel circuit to which the segmented timing schedule and the parallel timing schedule are applicable;



FIG. 8 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 7;



FIG. 9 illustrates an example of a shared signaling addressing scheme for a light emitting display, in accordance with an embodiment of the present invention;



FIG. 10 illustrates an example of a pixel circuit to which the shared signaling addressing scheme is applicable;



FIG. 11 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 10;



FIG. 12 illustrates the pixel current stability of the pixel circuit of FIG. 10;



FIG. 13 illustrates another example of a pixel circuit to which the shared signaling addressing scheme is applicable;



FIG. 14 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 13;



FIG. 15 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 10;



FIG. 16 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 13;



FIG. 17 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable;



FIG. 18 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 17;



FIG. 19 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 17;



FIG. 20 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable;



FIG. 21 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 20; and



FIG. 22 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 20.





DETAILED DESCRIPTION

Embodiments of the present invention are described using a pixel circuit having a light emitting device, such as an organic light emitting diode (OLED), and a plurality of transistors, such as thin film transistors (TFTs), arranged in row and column, which form an AMOLED display. The pixel circuit may include a pixel driver for OLED. However, the pixel may include any light emitting device other than OLED, and the pixel may include any transistors other than TFTs. The transistors in the pixel circuit may be n-type transistors, p-type transistors or combinations thereof. The transistors in the pixel may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET). In the description, “pixel circuit” and “pixel” may be used interchangeably. The pixel circuit may be a current-programmed pixel or a voltage-programmed pixel. In the description below, “signal” and “line” may be used interchangeably.


The embodiments of the present invention involve a technique for generating an accurate threshold voltage of a drive TFT. As a result, it generates a stable current despite the shift of the characteristics of pixel elements due to, for example, the pixel aging, and process variation. It enhances the brightness stability of the OLED. Also it may reduce the power consumption and signals, resulting in low implementation cost.


A segmented timing schedule and a parallel timing schedule are described in detail. These schedules extend the timing budget of a cycle for generating the threshold voltage VT of a drive transistor. As described below, the rows in a display array are segmented and the operating cycles are divided into a plurality of categories, e.g., two categories. For example, the first category includes a compensation cycle and a VT-generation cycle, while the second category includes a current-regulation cycle and a driving cycle. The operating cycles for each category are performed sequentially for each segment, while the two categories are executed for two adjacent segments. For example, while the current regulation and driving cycles are performed for the first segment sequentially, the compensation and VT-generation cycles are executed for the second segment.



FIG. 2 illustrates an example of the segmented timing schedule for stable operation of a light emitting display, in accordance with an embodiment of the present invention. In FIG. 2, “Rowk” (k=1, 2, 3, . . . , j, j+1, j+2) represents a kth row of a display array, an arrow shows an execution direction.


For each row, the timing schedule of FIG. 2 includes a compensation voltage generation cycle “C”, a VT-generation cycle “VT-GEN”, a current-regulation cycle “D”, and a driving cycle “P”.


The timing schedule of FIG. 2 extends the timing budget of the VT-generation cycle “VT-GEN” without affecting the programming time. To achieve this, the rows of the display array to which the segmented addressing scheme of FIG. 2 is applied are categorized as few segments. Each segment includes rows in which the VT-generation cycle is carried out consequently. In FIG. 2, Row1, Row2, Row3, . . . , and, Rowj are in one segment in a plurality of rows of the display array.


The programming of each segment starts with executing the first and second operating cycles “C” and “VT-GEN”. After that, the current-calibration cycle “P” is preformed for the entire segment. As a result, the timing budget of the VT-generation cycle “VT-GEN” is extended to j·τP where j is the number of rows in each segment, and τP is the timing budget of the first operating cycle “C” (or current regulation cycle).


Also, the frame time τF is Z×n×τP where n is the number of rows in the display, and Z is a function of number of iteration in a segment. For example, in FIG. 2, the VT generation starts from the first row of the segment and goes to the last row (the first iteration) and then the programming starts from the first row and goes to the last row (the second iteration). Accordingly, Z is set to 2. If the number of iteration increases, the frame time will become Z×n×τp in which Z is the number of iteration and may be greater than 2.



FIG. 3 illustrates an example of the parallel timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention. In FIG. 3, “Rowk” (k=1, 2, 3, . . . , j, j+1) represents a kth row of a display array.


Similar to FIG. 2, the timing schedule of FIG. 4 includes the compensation voltage generation cycle “C”, the VT-generation cycle “VT-GEN”, the current-regulation cycle “P”, and the driving cycle “D”, for each row.


The timing schedule of FIG. 3 extends the timing budget of the VI-generation cycle “VT-GEN”, whereas τP is preserved as τF/n, where τP is the timing budget of the first operating cycle “C”, τF is a frame time, and n is the number of rows in the display array. In FIG. 3, Row1 to Rowj are in a segment in a plurality of rows of the display array.


According to the above addressing scheme, the current-regulation cycle “P” of each segment is preformed in parallel with the first operating cycles “C” of the next segment. Thus, the display array is designed to support the parallel operation, i.e., having capability of carrying out different cycles independently without affecting each other, e.g., compensation and programming, VT-generation and current regulation.



FIG. 4 illustrates an example of an example of an AMOLED display array structure for the timing schedules of FIGS. 2 and 3. In FIG. 4, SEL[a] (a=1, . . . , m) represents a select signal to select a row, CTRL[b] (b=1, . . . , m) represents a controlling signal to generate the threshold voltage of the drive TFT at each pixel in the row, and VDATA[c] (c=1, . . . , n) represents a data signal to provide a programming data. The AMOLED display 10 of FIG. 4 includes a plurality of pixel circuits 12 which are arranged in row and column, an address driver 14 for controlling SEL[a] and CTRL[b], and a data driver 16 for controlling VDATA[c]. The rows of the pixel circuits 12 (e.g., Row1, . . . , Rowm−h and Rowm−h+1, . . . , Rowm) are segmented as described above. To implement certain cycles in parallel, the AMOLED display 10 is designed to support the parallel operation.



FIG. 5 illustrates an example of a pixel circuit to the segmented timing schedule and parallel timing schedule are applicable. The pixel circuit 50 of FIG. 5 includes an OLED 52, a storage capacitor 54, a drive TFT 56, and switch TFTs 58 and 60. A select line SEL1 is connected to the gate terminal of the switch TFT 58. A select line SEL2 is connected to the gate terminal of the switch TFT 60. The first terminal of the switch TFT 58 is connected to a data line VDATA, and the second terminal of the switch TFT 58 is connected to the gate of the drive TFT 56 at node A1. The first terminal of the switch TFT 60 is connected to node A1, and the second terminal of the switch TFT 60 is connected to a ground line. The first terminal of the drive TFT 56 is connected to a controllable voltage supply VDD, and the second terminal of the drive TFT 56 is connected to the anode electrode of the OLED 52 at node B1. The first terminal of the storage capacitor 54 is connected to node A1, and the second terminal of the storage capacitor 54 is connected to node B1. The pixel circuit 50 can be used with the segmented timing schedule, the parallel timing schedule, and a combination thereof.


VT-generation occurs through the transistors 56 and 60, while current regulation is performed by the transistor 58 through the VDATA line. Thus, this pixel is capable of implementing the parallel operation.



FIG. 6 illustrates an example of a timing schedule applied to the pixel circuit 50. In FIG. 7, “X11”, “X12”, “X13”, and “X14” represent operating cycles. X11 corresponds to “C” of FIGS. 2 and 3, X12 corresponds to “VT-GEN” of FIGS. 2 and 3, X13 corresponds to “P” of FIGS. 2 and 3, and X14 corresponds to “D” of FIGS. 2 and 3.


Referring to FIGS. 5 and 6, the storage capacitor 54 is charged to a negative voltage (−Vcomp) during the first operating cycle X11, while the gate voltage of the drive TFT 56 is zero. During the second operating cycle X12, node B1 is charged up to −VT where VT is the threshold of the drive TFT 56. This cycle X12 can be done without affecting the data line VDATA since it is preformed through the switch transistor 60, not the switch transistor 58, so that the other operating cycle can be executed for the other rows. During the third operating cycle X13, node A1 is charged to a programming voltage VP, resulting in VGS=VP+VT where VGS represents a gate-source voltage of the drive TFT 56.



FIG. 7 illustrates another example of a pixel circuit to the segmented timing schedule and the parallel timing schedules are applicable. The pixel circuit 70 of FIG. 7 includes an OLED 72, storage capacitors 74 and 76, a drive TFT 78, and switch TFTs 80, 82 and 84. A first select line SEL1 is connected to the gate terminal of the switch TFTs 80 and 82. A second select line SEL2 is connected to the gate terminal of the switch TFT 84. The first terminal of the switch TFT 80 is connected to the cathode of the OLED 72, and the second terminal of the switch TFT 80 is connected to the gate terminal of the drive TFT 78 at node A2. The first terminal of the switch TFT 82 is connected to node B2, and the second terminal of the switch 11T 82 is connected to a ground line. The first terminal of the switch TFT 84 is connected to a data line VDATA, and the second terminal of the switch TFT 84 is connected to node B2. The first terminal of the storage capacitor 74 is connected to node A2, and the second terminal of the storage capacitor 74 is connected to node B2. The first terminal of the storage capacitor 76 is connected to node B2, and the second terminal of the storage capacitor 76 is connected to a ground line. The first terminal of the drive TFT 78 is connected to the cathode electrode of the OLED 72, and the second terminal of the drive TFT 78 is coupled to a ground line. The anode electrode of the OLED 72 is coupled to a controllable voltage supply VDD. The pixel circuit 70 has the capability of adopting the segmented timing schedule, the parallel timing schedule, and a combination thereof.


VT-generation occurs through the transistors 78, 80 and 82, while current regulation is performed by the transistor 84 through the VDATA line. Thus, this pixel is capable of implementing the parallel operation.



FIG. 8 illustrates an example of a timing schedule applied to the pixel circuit 70. In FIG. 8, “X21”, “X22”, “X23”, and “X24” represent operating cycles. X21 corresponds to “C” of FIGS. 2 and 3, X22 corresponds to “VT-GEN” of FIGS. 2 and 3, X23 corresponds to “P” of FIGS. 2 and 3, and X24 corresponds to “D” of FIGS. 2 and 3.


Referring to FIGS. 7 and 8, the pixel circuit 70 employs bootstrapping effect to add a programming voltage to the stored VT where VT is the threshold voltage of the drive TFT 78. During the first operating cycle x21, node A2 is charged to a compensating voltage, VDD-VOLED where VOLED is a voltage of the OLED 72, and node B2 is discharged to ground. During the second operating cycle X22, voltage at node A2 is changed to the VT of the drive TFT 78. The current regulation occurs in the third operating cycle X23 during which node B2 is charged to a programming voltage VP so that node A2 changes to VP+VT.


The segmented timing schedule and the parallel timing schedule described above provide enough time for the pixel circuit to generate an accurate threshold voltage of the drive TFT. As a result, it generates a stable current despite the pixel aging, process variation, or a combination thereof. The operating cycles are shared in a segment such that the programming cycle of a row in the segment is overlapped with the programming cycle of another row in the segment. Thus, they can maintain high display speed, regardless of the size of the display.


A shared signaling addressing scheme is described in detail. According to the shared signaling addressing scheme, the rows in the display array are divided into few segments. The aging factor (e.g., threshold voltage of the drive TFT, OLED voltage) of the pixel circuit is stored in the pixel. The stored aging factor is used for a plurality of frames. One or more signals required to generate the aging factor are shared in the segment.


For example, the threshold voltage VT of the drive TFT is generated for each segment at the same time. After that, the segment is put on the normal operation. All extra signals besides the data line and select line required to generate the threshold voltage (e.g., VSS of FIG. 10) are shared between the rows in each segment. Considering that the leakage current of the TFT is small, using a reasonable storage capacitor to store the VT results in less frequent compensation cycle. As a result, the power consumption reduces dramatically.


Since the VT-generation cycle is carried out for each segment, the time assigned to the VT-generation cycle is extended by the number of rows in a segment leading to more precise compensation. Since the leakage current of a-Si: TFTs is small (e.g., the order of 10−14), the generated VT can be stored in a capacitor and be used for several other frames. As a result, the operating cycles during the next post-compensation frames are reduced to the programming and driving cycles. Consequently, the power consumption associated with the external driver and with charging/discharging the parasitic capacitances is divided between the same few frames.



FIG. 9 illustrates an example of the shared signaling addressing scheme for a light emitting light display, in accordance with an embodiment of the present invention. The shared signaling addressing scheme reduces the interface and driver complexity.


A display array to which the shared signaling addressing scheme is applied is divided into few segments, similar to those for FIGS. 2 and 3. In FIG. 9, “Row [j, k]” (k=1, 2, 3, . . . , h) represents the kth row in the jth segment, “h” is the number of row in each segment, and “L” is the number of frames that use the same generated VT. In FIG. 9, “Row [j, k]” (k=1, 2, 3, . . . , h) is in a segment, and “Row [j−1, k]” (k=1, 2, 3, . . . , h) is in another segment.


The timing schedule of FIG. 9 includes compensation cycles “C & VT-GEN” (e.g. 301 of FIG. 9), a programming cycle “P”, and a driving cycle “D”. A compensation interval 300 includes a generation frame cycle 302 in which the threshold voltage of the drive TFT is generated and stored inside the pixel, compensation cycles “C & VT-GEN” (e.g. 301 of FIG. 9), besides the normal operation of the display, and L−1 post compensation frames cycles 304 which are the normal operation frame. The generation frame cycle 302 includes one programming cycle “P” and one driving cycle “D”. The L−1 post compensation frames cycle 304 includes a set of the programming cycle “P” and the driving cycle “D”, in series.


As shown in FIG. 9, the driving cycle of each row starts with a delay of τP from the previous row where τP is the timing budget assigned to the programming cycle “P”. The timing of the driving cycle “D” at the last frame is reduced for each rows by i*τP where “i” is the number of rows before that row in the segment (e.g., (h−1) for Row [j, h]).


Since τP (e.g., the order of 10 μs) is much smaller than the frame time (e.g., the order of 16 ms), the latency effect is negligible. However, to minimize this effect, the programming direction may be changed each time, so that the average brightness lost due to latency becomes equal for all the rows or takes into consideration this effect in the programming voltage of the frames before and after the compensation cycles. For example, the sequence of programming the row may be changed after each VT-generation cycle (i.e., programming top-to-bottom and bottom-to-top iteratively),



FIG. 10 illustrates an example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit 90 of FIG. 10 includes an OLED 92, storage capacitors 94 and 96, a drive TFT 98, and switch TFTs 100, 102 and 104. The pixel circuit 90 is similar to the pixel circuit 70 of FIG. 7. The drive TFT 98, the switch TFT 100, and the first storage capacitor 94 are connected at node A3. The switch TFTs 102 and 104, and the first and second storage capacitors 94 and 96 are connected at node B3. The OLED 92, the drive TFT 98 and the switch TFT 100 are connected at node C3. The switch TFT 102, the second storage capacitor 96, and the drive TFT 98 are connected to a controllable voltage supply VSS.



FIG. 11 illustrates an example of a timing schedule applied to the pixel circuit 90. In FIG. 11, “X31”, “X32”, “X33”, “X34”, and “X35” represent operating cycles. X31, X32 and X33 correspond to the compensation cycles (e.g. 301 of FIG. 9), X34 corresponds to “P” of FIG. 9, and X35 correspond to “D” of FIG. 9.


Referring to FIGS. 10 and 11, the pixel circuit 90 employs a bootstrapping effect to add the programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 98. The compensation cycles (e.g. 301 of FIG. 9) include the first three cycles X31, X32, and X33. During the first operating cycle X31, node A3 is charged to a compensation voltage, VDD−VOLED. The timing of the first operating cycle X31 is small to control the effect of unwanted emission. During the second operating cycle X32, VSS goes to a high positive voltage V1 (for example, V1=20 V), and thus node A3 is bootstrapped to a high voltage, and also node C3 goes to V1, resulting in turning off the OLED 92. During the third operating cycle X33, the voltage at node A3 is discharged through the switch TFT 100 and the drive TFT 98 and settles to V2+VT where VT is the threshold voltage of the drive TFT 98, and V2 is, for example, 16 V. VSS goes to zero before the current-regulation cycle, and node A3 goes to VT. A programming voltage VPG is added to the generated VT by bootstrapping during the fourth operating cycle X34. The current regulation occurs in the fourth operating cycle X34 during which node B3 is charged to the programming voltage VPG (for example, VPG=6V). Thus the voltage at node A3 changes to VPG+VT resulting in an overdrive voltage independent of VT. The current of the pixel circuit during the fifth cycle X35 (driving cycle) becomes independent of VT shift. Here, the first storage capacitor 94 is used to store the VT during the VT-generation interval.



FIG. 12 illustrates the pixel current stability of the pixel circuit 90 of FIG. 10. In FIG. 12, “ΔVT” represents the shift in the threshold voltage of the drive TFT (e.g., 98 of FIG. 10), and “Error in 1 pixel (%)” represents the change in the pixel current causing by ΔVT As shown in FIG. 12, the pixel circuit 90 of FIG. 10 provides a highly stable current even after a 2-V shift in the VT of the drive TFT.



FIG. 13 illustrates another example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit 110 of FIG. 13 is similar to the pixel circuit 90 of FIG. 10, and, however, includes two switch TFTs. The pixel circuit 110 includes an OLED 112, storage capacitors 114 and 116, a drive TFT 118, and switch TFTs 120 and 122. The drive TFT 118, the switch TFT 120, and the first storage capacitor 114 are connected at node A4. The switch TFTs 122 and the first and second storage capacitors 114 and 116 are connected at node B4. The cathode of the OLED 112, the drive TFT 118 and the switch TFT 120 are connected to node C4. The second storage capacitor 116 and the drive TFT 118 are connected to a controllable voltage supply VSS.



FIG. 14 illustrates an example of a timing schedule applied to the pixel circuit 110. In FIG. 15, “X41”, “X42”, “X43”, “X44”, and “X44” represent operating cycles. X41, X42, and X43 correspond to compensation cycles (e.g. 301 of FIG. 9), X44 correspond to “P” of FIG. 9, and X45 correspond to “D” of FIG. 9.


Referring to FIGS. 13 and 14, the pixel circuit 110 employs a bootstrapping effect to add the programming voltage to the generated VT. The compensation cycles (e.g. 301 of FIG. 9) include the first three cycles X41, X42, and X43. During the first operating cycle X41, node A4 is charged to a compensation voltage, VDD-VOLED. The timing of the first operating cycle X41 is small to control the effect of unwanted emission. During the second operating cycle X42, VSS goes to a high positive voltage V1 (for example, V1=20 V), and so node A4 is bootstrapped to a high voltage, and also node C4 goes to V1, resulting in turning off the OLED 112. During the third operating cycle X43, the voltage at node A4 is discharged through the switch TFT 120 and the drive TFT 118 and settles to V2+VT where VT is the threshold voltage of the drive TFT 118 and V2 is, for example, 16 V. VSS goes to zero before the current-regulation cycle, and thus node A4 goes to VT. A programming voltage VPG is added to the generated VT by bootstrapping during the fourth operating cycle X44. The current regulation occurs in the fourth operating cycle X44 during which node B4 is charged to the programming voltage VPG (for example, VPG=6 V). Thus the voltage at node A4 changes to VPG+VT resulting in an overdrive voltage independent of VT. The current of the pixel circuit during the fifth cycle X45 (driving cycle) becomes independent of VT shift. Here, the first storage capacitor 114 is used to store the VT during the VT-generation interval.



FIG. 15 illustrates an example of an AMOLED display structure for the pixel circuit of FIG. 10. In FIG. 15, GSEL[a] (a=1, . . . , k) corresponds to SEL2 of FIG. 10, SEL1[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 10, GVSS[c] (c=1, . . . , k) corresponds to VSS of FIG. 10, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 10. The AMOLED display 200 of FIG. 15 includes a plurality of pixel circuits 90 which are arranged in row and column, an address driver 204 for controlling GSEL[a], SEL1[b] and GVSS[c], and a data driver 206 for controlling VDATA[s]. The rows of the pixel circuits 90 are segmented as described above. In FIG. 15, segment [1] and segment [k] are shown as examples.


Referring to FIGS. 10 and 15, SEL2 and VSS signals of the rows in one segment are connected together and form GSEL and GVSS signals.



FIG. 16 illustrates an example of an AMOLED display structure for the pixel circuit of FIG. 14. In FIG. 17, GSEL[a] (a=1, . . . , k) corresponds to SEL2 of FIG. 14, SEL1[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 14, GVSS[c] (c=1, . . . , k) corresponds to VSS of FIG. 14, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 14. The AMOLED display 210 of FIG. 16 includes a plurality of pixel circuits 110 which are arranged in row and column, an address driver 214 for controlling GSEL[a], SEL1[b] and GVSS[c], and a data driver 216 for controlling VDATA[s]. The rows of the pixel circuits 110 are segmented as described above. In FIG. 15, segment [1] and segment [k] are shown as examples.


Referring to FIGS. 14 and 16, SEL2 and VSS signals of the rows in one segment are connected together and form GSEL and GVSS signals.


Referring to FIGS. 15 and 16, the display arrays can diminish its area by sharing VSS and GSEL signals between physically adjacent rows. Moreover, GVSS and GSEL in the same segment are merged together and form the segment GVSS and GSEL lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.



FIG. 17 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit of FIG. 17 includes an OLED 132, storage capacitors 134 and 136, a drive TFT 138, and switch TFTs 140, 142 and 144. A first select line SEL is connected to the gate terminal of the switch TFT 142. A second select line GSEL is connected to the gate terminal of the switch TFT 144. A GCOMP signal line is connected to the gate terminal of the switch TFT 140. The first terminal of the switch TFT 140 is connected to node A5, and the second terminal of the switch TFT 140 is connected to node C5. The first terminal of the drive TFT 138 is connected to node C5 and the second terminal of the drive TFT 138 is connected to the anode of the OLED 132. The first terminal of the switch TFT 142 is connected to a data line VDATA, and the second terminal of the switch TFT 142 is connected to node B5. The first terminal of the switch TFT 144 is connected to a voltage supply VDD, and the second terminal of the switch TFT 144 is connected to node C5. The first terminal of the first storage capacitor 134 is connected to node A5, and the second terminal of the first storage capacitor 134 is connected to node B5. The first terminal of the second storage capacitor 136 is connected to node B5, and the second terminal of the second storage capacitor 136 is connected to VDD.



FIG. 18 illustrates an example of a timing schedule applied to the pixel circuit 130. In FIG. 18, operating cycles X51, X52, X53, and X54 form a generating frame cycle (e.g., 302 of FIG. 9), the second operating cycles X53 and X54 form a post-compensation frame cycle (e.g., 304 of FIG. 9). X53 and X54 are the normal operation cycles whereas the rest are the compensation cycles.


Referring to FIGS. 17 and 18, the pixel circuit 130 employs bootstrapping effect to add a programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 138. The compensation cycles (e.g. 301 of FIG. 9) include the first two cycles X51 and X52. During the first operating cycle X51, node A5 is charged to a compensation voltage, and node B5 is charged to VREF through the switch TFT 142 and VDATA. The timing of the first operating cycle X51 is small to control the effect of unwanted emission. During the second operating cycle X52, GSEL goes to zero and thus it turns off the switch TFT 144. The voltage at node A5 is discharged through the switch TFT 140 and the drive TFT 138 and settles to VOLED+VT where VOLED is the voltage of the OLED 132, and VT is the threshold voltage of the drive TFT 138. During the programming cycle, i.e., the third operating cycle X53, node B5 is charged to VP+VREF where VP is a programming voltage. Thus the gate voltage of the drive TFT 138 becomes VOLED+VT+VP. Here, the first storage capacitor 134 is used to store the VT+VOLED during the compensation interval.



FIG. 19 illustrates an example of an AMOLED display array structure for the pixel circuit 130 of FIG. 17. In FIG. 19, GSEL[a] (a=1, . . . , k) corresponds to GSEL of FIG. 17, SEL[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 17, GCMP[c] (c=1, . . . , k) corresponds to GCOMP of FIG. 17, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 17. The AMOLED display 220 of FIG. 19 includes a plurality of pixel circuits 130 which are arranged in row and column, an address driver 224 for controlling SEL[a], GSEL[b], and GCOMP[c], and a data driver 226 for controlling VDATA[c]. The rows of the pixel circuits 130 are segmented (e.g., segment [1] and segment [k]) as described above.


As shown in FIGS. 17 and 19, GSEL and GCOMP signals of the rows in one segment are connected together and form GSEL and GCOMP lines. GSEL and GCOMP signals are shared in the segment. Moreover, GVSS and GSEL in the same segment are merged together and form the segment GVSS and GSEL lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.



FIG. 20 illustrates a further example of a pixel circuit to which the shared addressing scheme is applicable. The pixel circuit 150 of FIG. 20 is similar to the pixel circuit 130 of FIG. 17. The pixel circuit 150 includes an OLED 152, storage capacitors 154 and 156, a drive TFT 158, and switch TFTs 160, 162, and 164. The gate terminal of the switch TFT 164 is connected to a controllable voltage supply VDD, rather than GSEL. The drive TFT 158, the switch TFT 162 and the first storage capacitor 154 are connected at node A6. The switch TFT 162 and the first and second storage capacitors 154 and 156 are connected at node B6. The drive TFT 158 and the switch TFTs 160 and 164 are connected to node C6.



FIG. 21 illustrates an example of a timing schedule applied to the pixel circuit 150. In FIG. 21, operating cycles X61, X62, X63, and X64 form a generating frame cycle (e.g., 302 of FIG. 9), the second operating cycles X63 and X64 form a post-compensation frame cycle (e.g., 304 of FIG. 9).


Referring to FIGS. 20 and 21, the pixel circuit 150 employs bootstrapping effect to add a programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 158. The compensation cycles (e.g. 301 of FIG. 9) include the first two cycles X61 and X62. During the first operating cycle X61, node A6 is charged to a compensation voltage, and node B6 is charged to VREF through the switch TFT 162 and VDATA. The timing of the first operating cycle x61 is small to control the effect of unwanted emission. During the second operating cycle x62, VDD goes to zero and thus it turns off the switch TFT 164. The voltage at node A6 is discharged through the switch TFT 160 and the drive TFT 158 and settles to VOLED+VT where VOLED is the voltage of the OLED 152, and VT is the threshold voltage of the drive TFT 158. During the programming cycle, i.e., the third operating cycle x63, node B6 is charged to VP+VREF where VP is a programming voltage. It has been identified Thus the gate voltage of the drive TFT 158 becomes VOLED+VT+VP. Here, the first storage capacitor 154 is used to store the VT+VOLED during the compensation interval.



FIG. 22 illustrates an example of an AMOLED display array structure for the pixel circuit 150 of FIG. 20. In FIG. 22, SEL[a] (a=1, . . . , m) corresponds to SEL of FIG. 22, GCMP[b] (b=1, . . . , K) corresponds to GCOMP of FIG. 22, GVDD[c] (c=1, . . . , k) corresponds to VDD of FIG. 22, and VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 22. The AMOLED display 230 of FIG. 22 includes a plurality of pixel circuits 150 which are arranged in row and column, an address driver 234 for controlling SEL[a], GCOMP[b], and GVDD[c], and a data driver 236 for controlling VDATA[c]. The rows of the pixel circuits 230 are segmented (e.g., segment [1] and segment [k]) as described above.


Referring to FIGS. 20 and 22, VDD and GCOMP signals of the rows in one segment are connected together and form GVDD and GCOMP lines. GVDD and GCOMP signals are shared in the segment. Moreover, GVDD and GCOMP in the same segment are merged together and form the segment GVDD and GCOMP lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.


According to the embodiments of the present invention, the operating cycles are shared in a segment to generate an accurate threshold voltage of the drive TFT. It reduces the power consumption and signals, resulting in lower implementation cost. The operating cycles of a row in the segment are overlapped with the operating cycles of another row in the segment. Thus, they can maintain high display speed, regardless of the size of the display.


The accuracy of the generated VT depends on the time allocated to the VT-generation cycle. The generated VT is a function of the storage capacitance and drive TFT parameters, as a result, the special mismatch affects the generated VT associated within the mismatch in the storage capacitor for a given threshold voltage of the drive transistor. Increasing the time of the VT-generation cycle reduces the effect of special mismatch on the generated VT. According to the embodiments of the present invention, the timing assigned to VT is extendable without either affecting the frame rate or reducing the number of rows, thus, it is capable of reducing the imperfect compensation and spatial mismatch effect, regardless of the size of the panel.


The VT-generation time is increased to enable high-precision recovery of the threshold voltage VT of the drive TFT across its gate-source terminals. As a result, the uniformity over the panel is improved. In addition, the pixel circuits for the addressing schemes have the capability of providing a predictably higher current as the pixel ages and so as to compensate for the OLED luminance degradation.


According to the embodiments of the present invention, the addressing schemes improve the backplane stability, and also compensate for the OLED luminance degradation. The overhead in power consumption and implementation cost is reduced by over 90% compared to the existing compensation driving schemes.


Since the shared addressing scheme ensures the low power consumption, it is suitable for low power applications, such as mobile applications. The mobile applications may be, but not limited to, Personal Digital Assistants (PDAs), cell phones, etc.


All citations are hereby incorporated by reference.


The present invention has been described with regard to one or more embodiments. However, it will be apparent to persons skilled in the art that a number of variations and modifications can be made without departing from the scope of the invention as defined in the claims.

Claims
  • 1. A display system comprising: a pixel array including a plurality of pixel circuits divided into a plurality of segments, each of the plurality of segments including pixel circuits in more than one row of the pixel array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, a first switch transistor connected to a data line for programming the pixel circuit, and a second switch transistor for generating a threshold voltage of the drive transistor; anda driver for controlling the first switch transistor of the plurality of pixel circuits to receive data during a programming operation and controlling the second switch transistor of the plurality of pixel circuits to generate the threshold voltage of the drive transistor during a generating threshold voltage operation, the data being stored in the capacitor during the programming operation, the driver implementing a segmented addressing scheme using the plurality of segments,wherein the driver is configured to implement the generating threshold voltage operation in a plurality of pixel circuits in more than one row of the pixel array in a first segment of the plurality of segments while simultaneously implementing a driving operation or programming operation in a second pixel circuit in a second segment of the plurality of segments, wherein the driver implements the generating threshold voltage operation in all of the pixel circuits in the first segment before implementing any generating threshold voltage operation in any of the pixel circuits in the second segment.
  • 2. A display system as claimed in claim 1, wherein the driver is configured to implement the programming operation to the second segment while implementing the generating threshold voltage operation to the first segment independently from the programming operation.
  • 3. A display system as claimed in claim 1, wherein each segment includes a plurality of rows, the programming operation being carried out consecutively on each of the plurality of rows in each segment.
  • 4. A display system as claimed in claim 1, wherein each segment includes a plurality of rows, the generating threshold voltage operation being carried out consecutively on each segment.
  • 5. A display system as claimed in claim 1, wherein the plurality of pixel circuits are each configured with a gate terminal of the first switch transistor being connected to a first select line, the gate terminal of the second switch transistor being connected to a second select line, the first and second select lines being driven by the driver, the first terminal of the second switch transistor being connected to a gate terminal of the drive transistor, a first terminal of the first switch transistor being connected to the data line, a second terminal of the first switch transistor being connected to the gate terminal of the drive transistor, the data line being driven by the driver, the capacitor being connected between the gate terminal of the drive transistor and the light emitting device.
  • 6. A display system as claimed in claim 1, wherein the plurality of pixel circuits are each configured with the capacitor being a first capacitor, each of the plurality of pixel circuits further including a second capacitor and a third switch transistor, and wherein the plurality of pixel circuits are each configured with a gate terminal of the first switch transistor being connected to a first select line, gate terminals of the second and third switch transistors being connected to a second select line, the first and second select lines being driven by the driver, a first terminal of the first switch transistor being connected to the data line a second terminal of the first switch transistor being connected to the first and second capacitors, a first terminal of the second switch transistor being connected to the first and second capacitors, a first terminal of the third switch transistor being connected to the drive transistor and the light emitting device, a second terminal of the third switch transistor being connected to a gate terminal of the drive transistor, the first and second capacitors being connected to the gate terminal of the drive transistor in series.
  • 7. A display system as claimed in claim 6, wherein the second switch transistor, the third switch transistor and the drive transistor form a circuit for generating the threshold voltage of the drive transistor.
  • 8. A display system as claimed in claim 1, wherein at least one of the transistors is fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductor including organic transistor, NMOS/PMOS technology or CMOS technology including MOSFET, a p-type material, or n-type material.
  • 9. A display system as claimed in claim 1, wherein the drive transistor or the light emitting device is connected to a controllable voltage line controlled by the driver for precharging the capacitor of the pixel circuit during a first phase of the generating threshold voltage operation.
  • 10. A display system as claimed in claim 1, wherein the capacitor is connected between a gate terminal of the drive transistor and the light emitting device in each pixel circuit.
  • 11. A display system as claimed in claim 1, wherein the plurality of pixel circuits are each configured with the capacitor being a first capacitor having a first terminal and a second terminal, the first terminal being connected to a gate terminal of the drive transistor, each of the plurality of pixel circuits further including a second capacitor having a first terminal connected to the second terminal of the first capacitor and a second terminal connected to a potential, and wherein the first switch transistor is connected to the first terminal of the second capacitor and the second terminal of the first capacitor.
  • 12. A display system as claimed in claim 1, wherein the driver is further configured to drive the second pixel circuit in the second segment to emit light while the threshold voltages of the plurality of pixel circuits in the first segment are being generated.
Priority Claims (3)
Number Date Country Kind
2508972 Jun 2005 CA national
2537173 Feb 2006 CA national
2542678 Apr 2006 CA national
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 11/449,487, filed Jun. 8, 2006, and claims priority to Canadian Patent No. 2,508,972, filed Jun. 8, 2005, Canadian Patent No. 2,537,173, filed Feb. 20, 2006, and Canadian Patent No. 2,542,678, filed Apr. 10, 2006, all of which are hereby incorporated by reference in their entirety.

US Referenced Citations (324)
Number Name Date Kind
3506851 Polkinghorn et al. Apr 1970 A
3750987 Gobel Aug 1973 A
3774055 Bapat Nov 1973 A
4090096 Nagami May 1978 A
4354162 Wright Oct 1982 A
4996523 Bell et al. Feb 1991 A
5134387 Smith et al. Jul 1992 A
5153420 Hack et al. Oct 1992 A
5170158 Shinya Dec 1992 A
5204661 Hack et al. Apr 1993 A
5266515 Robb et al. Nov 1993 A
5278542 Smith et al. Jan 1994 A
5408267 Main Apr 1995 A
5498880 Lee et al. Mar 1996 A
5572444 Lentz et al. Nov 1996 A
5589847 Lewis Dec 1996 A
5619033 Weisfield Apr 1997 A
5648276 Hara et al. Jul 1997 A
5670973 Bassetti et al. Sep 1997 A
5691783 Numao et al. Nov 1997 A
5701505 Yamashita et al. Dec 1997 A
5714968 Ikeda Feb 1998 A
5744824 Kousai et al. Apr 1998 A
5745660 Kolpatzik et al. Apr 1998 A
5748160 Shieh et al. May 1998 A
5758129 Gray et al. May 1998 A
5835376 Smith et al. Nov 1998 A
5870071 Kawahata Feb 1999 A
5874803 Garbuzov et al. Feb 1999 A
5880582 Sawada Mar 1999 A
5903248 Irwin May 1999 A
5917280 Burrows et al. Jun 1999 A
5949398 Kim Sep 1999 A
5952789 Stewart et al. Sep 1999 A
5990629 Yamada et al. Nov 1999 A
6023259 Howard et al. Feb 2000 A
6069365 Chow et al. May 2000 A
6091203 Kawashima et al. Jul 2000 A
6097360 Holloman Aug 2000 A
6100868 Lee et al. Aug 2000 A
6144222 Ho Nov 2000 A
6229506 Dawson et al. May 2001 B1
6229508 Kane May 2001 B1
6246180 Nishigaki Jun 2001 B1
6252248 Sano et al. Jun 2001 B1
6268841 Cairns et al. Jul 2001 B1
6288696 Holloman Sep 2001 B1
6307322 Dawson et al. Oct 2001 B1
6310962 Chung et al. Oct 2001 B1
6323631 Juang Nov 2001 B1
6333729 Ha Dec 2001 B1
6388653 Goto et al. May 2002 B1
6392617 Gleason May 2002 B1
6396469 Miwa et al. May 2002 B1
6414661 Shen et al. Jul 2002 B1
6417825 Stewart et al. Jul 2002 B1
6430496 Smith et al. Aug 2002 B1
6433488 Bu Aug 2002 B1
6473065 Fan Oct 2002 B1
6475845 Kimura Nov 2002 B2
6501098 Yamazaki Dec 2002 B2
6501466 Yamagishi et al. Dec 2002 B1
6522315 Ozawa et al. Feb 2003 B2
6535185 Kim et al. Mar 2003 B2
6542138 Shannon et al. Apr 2003 B1
6580408 Bae et al. Jun 2003 B1
6583398 Harkin Jun 2003 B2
6618030 Kane et al. Sep 2003 B2
6639244 Yamazaki et al. Oct 2003 B1
6680580 Sung Jan 2004 B1
6686699 Yumoto Feb 2004 B2
6690000 Muramatsu et al. Feb 2004 B1
6693610 Shannon et al. Feb 2004 B2
6694248 Edwards et al. Feb 2004 B2
6697057 Koyama et al. Feb 2004 B2
6724151 Yoo Apr 2004 B2
6734636 Sanford et al. May 2004 B2
6753655 Shih et al. Jun 2004 B2
6753834 Mikami et al. Jun 2004 B2
6756741 Li Jun 2004 B2
6777888 Kondo Aug 2004 B2
6781567 Kimura Aug 2004 B2
6788231 Hsueh Sep 2004 B1
6809706 Shimoda Oct 2004 B2
6828950 Koyama Dec 2004 B2
6858991 Miyazawa Feb 2005 B2
6859193 Yumoto Feb 2005 B1
6876346 Anzai et al. Apr 2005 B2
6900485 Lee May 2005 B2
6903734 Eu Jun 2005 B2
6911960 Yokoyama Jun 2005 B1
6911964 Lee et al. Jun 2005 B2
6914448 Jinno Jul 2005 B2
6919871 Kwon Jul 2005 B2
6924602 Komiya Aug 2005 B2
6937220 Kitaura et al. Aug 2005 B2
6940214 Komiya et al. Sep 2005 B1
6954194 Matsumoto et al. Oct 2005 B2
6970149 Chung et al. Nov 2005 B2
6975142 Azami et al. Dec 2005 B2
6975332 Arnold et al. Dec 2005 B2
6995519 Arnold et al. Feb 2006 B2
7027015 Booth, Jr. et al. Apr 2006 B2
7034793 Sekiya et al. Apr 2006 B2
7038392 Libsch et al. May 2006 B2
7057588 Asano et al. Jun 2006 B2
7061451 Kimura Jun 2006 B2
7071932 Libsch et al. Jul 2006 B2
7106285 Naugler Sep 2006 B2
7112820 Chang et al. Sep 2006 B2
7113864 Smith et al. Sep 2006 B2
7122835 Ikeda et al. Oct 2006 B1
7129914 Knapp et al. Oct 2006 B2
7164417 Cok Jan 2007 B2
7224332 Cok May 2007 B2
7248236 Nathan et al. Jul 2007 B2
7259737 Ono et al. Aug 2007 B2
7262753 Tanghe et al. Aug 2007 B2
7274363 Ishizuka et al. Sep 2007 B2
7310092 Imamura Dec 2007 B2
7315295 Kimura Jan 2008 B2
7317434 Lan et al. Jan 2008 B2
7321348 Cok et al. Jan 2008 B2
7327357 Jeong Feb 2008 B2
7333077 Koyama et al. Feb 2008 B2
7343243 Smith et al. Mar 2008 B2
7414600 Nathan et al. Aug 2008 B2
7466166 Date et al. Dec 2008 B2
7495501 Iwabuchi et al. Feb 2009 B2
7502000 Yuki et al. Mar 2009 B2
7515124 Yaguma et al. Apr 2009 B2
7535449 Miyazawa May 2009 B2
7554512 Steer Jun 2009 B2
7569849 Nathan et al. Aug 2009 B2
7595776 Hashimoto et al. Sep 2009 B2
7604718 Zhang et al. Oct 2009 B2
7609239 Chang Oct 2009 B2
7612745 Yumoto et al. Nov 2009 B2
7619594 Hu Nov 2009 B2
7619597 Nathan et al. Nov 2009 B2
7639211 Miyazawa Dec 2009 B2
7683899 Hirakata et al. Mar 2010 B2
7688289 Abe et al. Mar 2010 B2
7760162 Miyazawa Jul 2010 B2
7808008 Miyake Oct 2010 B2
7859520 Kimura Dec 2010 B2
7889159 Nathan et al. Feb 2011 B2
7903127 Kwon Mar 2011 B2
7920116 Woo et al. Apr 2011 B2
7944414 Shirasaki et al. May 2011 B2
7978170 Park et al. Jul 2011 B2
7989392 Crockett et al. Aug 2011 B2
7995008 Miwa Aug 2011 B2
8063852 Kwak et al. Nov 2011 B2
8144081 Miyazawa Mar 2012 B2
8159007 Bama et al. Apr 2012 B2
8242979 Anzai et al. Aug 2012 B2
8319712 Nathan et al. Nov 2012 B2
20010002703 Koyama Jun 2001 A1
20010009283 Arao et al. Jul 2001 A1
20010026257 Kimura Oct 2001 A1
20010030323 Ikeda Oct 2001 A1
20010040541 Yoneda et al. Nov 2001 A1
20010043173 Troutman Nov 2001 A1
20010045929 Prache Nov 2001 A1
20010052940 Hagihara et al. Dec 2001 A1
20020000576 Inukai Jan 2002 A1
20020011796 Koyama Jan 2002 A1
20020011799 Kimura Jan 2002 A1
20020012057 Kimura Jan 2002 A1
20020030190 Ohtani et al. Mar 2002 A1
20020047565 Nara et al. Apr 2002 A1
20020052086 Maeda May 2002 A1
20020080108 Wang Jun 2002 A1
20020084463 Sanford et al. Jul 2002 A1
20020101172 Bu Aug 2002 A1
20020117722 Osada et al. Aug 2002 A1
20020140712 Ouchi et al. Oct 2002 A1
20020158587 Komiya Oct 2002 A1
20020158666 Azami et al. Oct 2002 A1
20020158823 Zavracky et al. Oct 2002 A1
20020171613 Goto et al. Nov 2002 A1
20020186214 Siwinski Dec 2002 A1
20020190971 Nakamura et al. Dec 2002 A1
20020195967 Kim et al. Dec 2002 A1
20020195968 Sanford et al. Dec 2002 A1
20030001828 Asano Jan 2003 A1
20030020413 Oomura Jan 2003 A1
20030030603 Shimoda Feb 2003 A1
20030062524 Kimura Apr 2003 A1
20030062844 Miyazawa Apr 2003 A1
20030076048 Rutherford Apr 2003 A1
20030090445 Chen et al. May 2003 A1
20030090447 Kimura May 2003 A1
20030090481 Kimura May 2003 A1
20030095087 Libsch May 2003 A1
20030098829 Chen et al. May 2003 A1
20030107560 Yumoto et al. Jun 2003 A1
20030107561 Uchino et al. Jun 2003 A1
20030111966 Mikami et al. Jun 2003 A1
20030112205 Yamada Jun 2003 A1
20030112208 Okabe Jun 2003 A1
20030117348 Knapp et al. Jun 2003 A1
20030122474 Lee Jul 2003 A1
20030122747 Shannon et al. Jul 2003 A1
20030128199 Kimura Jul 2003 A1
20030151569 Lee et al. Aug 2003 A1
20030156104 Morita Aug 2003 A1
20030169241 LeChevalier Sep 2003 A1
20030169247 Kawabe et al. Sep 2003 A1
20030179626 Sanford et al. Sep 2003 A1
20030189535 Matsumoto et al. Oct 2003 A1
20030197663 Lee et al. Oct 2003 A1
20030214465 Kimura Nov 2003 A1
20030227262 Kwon Dec 2003 A1
20030230980 Forrest et al. Dec 2003 A1
20040004589 Shih Jan 2004 A1
20040032382 Cok et al. Feb 2004 A1
20040041750 Abe Mar 2004 A1
20040066357 Kawasaki Apr 2004 A1
20040070557 Asano et al. Apr 2004 A1
20040129933 Nathan et al. Jul 2004 A1
20040130516 Nathan et al. Jul 2004 A1
20040135749 Kondakov et al. Jul 2004 A1
20040145547 Oh Jul 2004 A1
20040150595 Kasai Aug 2004 A1
20040155841 Kasai Aug 2004 A1
20040174349 Libsch et al. Sep 2004 A1
20040174354 Ono Sep 2004 A1
20040183759 Stevenson et al. Sep 2004 A1
20040189627 Shirasaki et al. Sep 2004 A1
20040196275 Hattori Oct 2004 A1
20040239696 Okabe et al. Dec 2004 A1
20040251844 Hashido et al. Dec 2004 A1
20040252085 Miyagawa Dec 2004 A1
20040252089 Ono et al. Dec 2004 A1
20040256617 Yamada et al. Dec 2004 A1
20040257353 Imamura et al. Dec 2004 A1
20040257355 Naugler Dec 2004 A1
20040263437 Hattori Dec 2004 A1
20050007357 Yamashita et al. Jan 2005 A1
20050052379 Waterman Mar 2005 A1
20050057459 Miyazawa Mar 2005 A1
20050067970 Libsch et al. Mar 2005 A1
20050067971 Kane Mar 2005 A1
20050083270 Miyazawa Apr 2005 A1
20050110420 Arnold et al. May 2005 A1
20050110727 Shin May 2005 A1
20050123193 Lamberg et al. Jun 2005 A1
20050140610 Smith et al. Jun 2005 A1
20050145891 Abe Jul 2005 A1
20050156831 Yamazaki et al. Jul 2005 A1
20050168416 Hashimoto et al. Aug 2005 A1
20050206590 Sasaki et al. Sep 2005 A1
20050219188 Kawabe et al. Oct 2005 A1
20050243037 Eom et al. Nov 2005 A1
20050248515 Naugler et al. Nov 2005 A1
20050258867 Miyazawa Nov 2005 A1
20050285825 Eom et al. Dec 2005 A1
20060012311 Ogawa Jan 2006 A1
20060038750 Inoue et al. Feb 2006 A1
20060038758 Routley et al. Feb 2006 A1
20060038762 Chou Feb 2006 A1
20060066533 Sato et al. Mar 2006 A1
20060077077 Kwon Apr 2006 A1
20060092185 Jo et al. May 2006 A1
20060125408 Nathan et al. Jun 2006 A1
20060125740 Shirasaki et al. Jun 2006 A1
20060139253 Choi et al. Jun 2006 A1
20060145964 Park et al. Jul 2006 A1
20060191178 Sempel et al. Aug 2006 A1
20060209012 Hagood, IV Sep 2006 A1
20060221009 Miwa Oct 2006 A1
20060227082 Ogata et al. Oct 2006 A1
20060232522 Roy et al. Oct 2006 A1
20060244391 Shishido et al. Nov 2006 A1
20060244697 Lee et al. Nov 2006 A1
20060261841 Fish Nov 2006 A1
20060290614 Nathan et al. Dec 2006 A1
20070001939 Hashimoto et al. Jan 2007 A1
20070001945 Yoshida et al. Jan 2007 A1
20070008297 Bassetti Jan 2007 A1
20070035489 Lee Feb 2007 A1
20070035707 Margulis Feb 2007 A1
20070040773 Lee et al. Feb 2007 A1
20070063932 Nathan et al. Mar 2007 A1
20070080908 Nathan et al. Apr 2007 A1
20070085801 Park et al. Apr 2007 A1
20070109232 Yamamoto et al. May 2007 A1
20070128583 Miyazawa Jun 2007 A1
20070164941 Park et al. Jul 2007 A1
20070182671 Nathan et al. Aug 2007 A1
20070236430 Fish Oct 2007 A1
20070241999 Lin Oct 2007 A1
20070242008 Cummings Oct 2007 A1
20080001544 Murakami et al. Jan 2008 A1
20080043044 Woo et al. Feb 2008 A1
20080048951 Naugler et al. Feb 2008 A1
20080055134 Li et al. Mar 2008 A1
20080074360 Lu et al. Mar 2008 A1
20080088549 Nathan et al. Apr 2008 A1
20080094426 Kimpe Apr 2008 A1
20080122819 Cho et al. May 2008 A1
20080228562 Smith et al. Sep 2008 A1
20080231641 Miyashita Sep 2008 A1
20080290805 Yamada et al. Nov 2008 A1
20090009459 Miyashita Jan 2009 A1
20090015532 Katayama et al. Jan 2009 A1
20090121988 Amo et al. May 2009 A1
20090146926 Sung et al. Jun 2009 A1
20090153459 Han et al. Jun 2009 A9
20090174628 Wang et al. Jul 2009 A1
20090201281 Routley et al. Aug 2009 A1
20090251486 Sakakibara et al. Oct 2009 A1
20090278777 Wang et al. Nov 2009 A1
20090289964 Miyachi Nov 2009 A1
20100039451 Jung Feb 2010 A1
20100039453 Nathan et al. Feb 2010 A1
20100207920 Chaji et al. Aug 2010 A1
20100225634 Levey et al. Sep 2010 A1
20100269889 Reinhold et al. Oct 2010 A1
20100277400 Jeong Nov 2010 A1
20100315319 Cok et al. Dec 2010 A1
20110069089 Kopf et al. Mar 2011 A1
Foreign Referenced Citations (74)
Number Date Country
729652 Jun 1997 AU
764896 Sep 2003 AU
1 294 034 Jan 1992 CA
2 249 592 Jul 1998 CA
2 303 302 Mar 1999 CA
2 368 386 Sep 1999 CA
2 242 720 Jan 2000 CA
2 354 018 Jun 2000 CA
2 432 530 Jul 2002 CA
2 436 451 Aug 2002 CA
2507276 Aug 2002 CA
2463653 Jan 2004 CA
2 498 136 Mar 2004 CA
2 522 396 Nov 2004 CA
2 438 363 Feb 2005 CA
2443206 Mar 2005 CA
2519097 Mar 2005 CA
2 472 671 Dec 2005 CA
2 567 076 Jan 2006 CA
2523841 Jan 2006 CA
2 495 726 Jul 2006 CA
2557713 Nov 2006 CA
2 526 782 Aug 2007 CA
2 651 893 Nov 2007 CA
2 672 590 Oct 2009 CA
1601594 Mar 2005 CN
202006007613 Sep 2006 DE
0 478 186 Apr 1992 EP
1 028 471 Aug 2000 EP
1 130 565 Sep 2001 EP
1 194 013 Apr 2002 EP
0 925 588 Nov 2002 EP
1 321 922 Jun 2003 EP
1 335 430 Aug 2003 EP
1 381 019 Jan 2004 EP
1 429 312 Jun 2004 EP
1 439 520 Jul 2004 EP
1 465 143 Oct 2004 EP
1 473 689 Nov 2004 EP
1 517 290 Mar 2005 EP
1 521 203 Apr 2005 EP
2 399 935 Sep 2004 GB
2 460 018 Nov 2009 GB
09 090405 Apr 1997 JP
10-254410 Sep 1998 JP
11-231805 Aug 1999 JP
2002-278513 Sep 2002 JP
2003-076331 Mar 2003 JP
2003-195809 Jul 2003 JP
2003-271095 Sep 2003 JP
2003-308046 Oct 2003 JP
569173 Jan 2004 TW
200526065 Aug 2005 TW
1239501 Sep 2005 TW
WO 9948079 Sep 1999 WO
WO 0127910 Apr 2001 WO
WO 02067327 Aug 2002 WO
WO 03034389 Apr 2003 WO
WO 03063124 Jul 2003 WO
WO 03075256 Sep 2003 WO
WO 2004003877 Jan 2004 WO
WO 2004015668 Feb 2004 WO
WO 2004034364 Apr 2004 WO
WO 2005022498 Mar 2005 WO
WO 2005055185 Jun 2005 WO
WO 2005055186 Jun 2005 WO
WO 2005069267 Jul 2005 WO
WO 2005122121 Dec 2005 WO
WO 2006063448 Jun 2006 WO
WO 2006128069 Nov 2006 WO
WO 2009059028 May 2009 WO
WO 2009127065 Oct 2009 WO
WO 2010066030 Jun 2010 WO
WO 2010120733 Oct 2010 WO
Non-Patent Literature Citations (91)
Entry
Ahnood et al.: “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009.
Alexander et al.: “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
Alexander et al.: “Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
Arokia Nathan et al., “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
Ashtiani et al.: “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
Chaji et al.: “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
Chaji et al.: “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
Chaji et al.: “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
Chaji et al.: “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
Chaji et al.: “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
Chaji et al.: “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
Chaji et al.: “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
Chaji et al.: “A novel driving scheme for high-resolution large-area a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
Chaji et al.: “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
Chaji et al.: “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
Chaji et al.: “Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices”; dated Aug. 2008.
Chaji et al.: “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
Chaji et al.: “Dynamic-effect compensating technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
Chaji et al.: “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated May 2003 (4 pages).
Chaji et al.: “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
Chaji et al.: “High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
Chaji et al.: “High-precision, fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
Chaji et al.: “Low-Cost AMOLED Television with IGNIS Compensating Technology”; dated May 2008 (4 pages).
Chaji et al.: “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
Chaji et al.: “Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
Chaji et al.: “Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
Chaji et al.: “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
Chaji et al.: “Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
Chaji et al.: “Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
Chaji et al.: “Stable Pixel Circuit for Small-Area High- Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
Chaji et al.: “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
Chaji et al.: “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated 2008 (177 pages).
International Search Report for International Application No. PCT/CA2006/000941 dated Oct. 3, 2006 (2 pages).
Jafarabadiashtiani et al.: “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated 2005 (4 pages).
Joon-Chul Goh et al., “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes”, IEEE Electron Device Letters, Vol, 24, No. 9, Sep. 2003, pp. 583-585.
Lee et al.: “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated 2006 (6 pages).
Ma E Y et al.: “organic light emitting diode/thin film transistor integration for foldable displays” dated Sep. 15, 1997(4 pages).
Matsueda y et al.: “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004.
Nathan A. et al., “Thin Film imaging technology on glass and plastic” ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).
Nathan et al.: “Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays”; dated 2006 (16 pages).
Nathan et al.: “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
Nathan et al.: “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
Nathan et al.: “Invited Paper: a -Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”; dated 2006 (4 pages).
Philipp: “Charge transfer sensing” Sensor Review, vol. 19, No. 2, Dec. 31, 1999, 10 pages.
Rafati et al.: “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
Safavaian et al.: “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
Safavian et al.: “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
Safavian et al.: “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
Safavian et al.: “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
Safavian et al.: “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
Safavian et al.: “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
Stewart M. et al., “polysilicon TFT technology for active matrix oled displays” IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).
Vygranenko et al.: “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated 2009.
Wang et al.: “Indium oxides by reactive ion beam assisted evaporation: From material study to device application”; dated Mar. 2009 (6 pages).
Yi He et al., “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays”, IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.
Extended European Search Report, Application No. 06752777.0, dated Dec. 6, 2010, 21 pages.
Chapter 3: Color Spaces Keith Jack: Video Demystified: “A Handbook for the Digital Engineer” 2001, Referex ORD-0000-00-00, USA EP040425529, ISBN: 1-878707-56-6, pp. 32-33.
Chapter 8: Alternative Flat Panel Display 1-25 Technologies; Willem den Boer: “Active Matrix Liquid Crystal Display: Fundamentals and Applications” 2005, Referex ORD-0000-00-00 U.K.; XP040426102 ISBN: 0/7506-7813-5, pp. 206-209, p. 208.
European Partial Search Report corresponding to European Patent Application Serial No. 12156251.6, European Patent Office, dated May 30, 2012 (7 pages).
European Patent Office Communication in European Application No. 05821114 dated Jan. 11, 2013 (9 pages).
European Patent Extended Search Report for EP Application No. 07701644.2, dated Aug. 18, 2009 (12 pages).
European Search Report corresponding to Application EP 10175764, dated Oct. 18, 2010 (2 pages).
European Search Report corresponding to European Patent Application Serial No. 12156251.6, European Patent Office, dated Oct. 12, 2012 (18 pages).
European Search Report corresponding to European Patent Application No. 10829593.2, European Patent Office, dated May 17, 2013 (7 pages).
European Search Report for Application No. 11175225.9 dated Nov. 4, 2011 (9 pages).
European Search Report for European Application No. EP 05 80 7905 dated Apr. 2, 2009 (5 pages).
European Search Report for European Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).
European Search Report, Application No. 10834294.0-1903, dated Apr. 8, 2013 (9 pages).
European Supplementary Search Report for EP 09 80 2309, dated May 8, 2011 (14 pages).
European Supplementary Search Report for European Application No. 09831339.8 dated Mar. 26, 2012 (11 pages).
Extended European Search Report corresponding to European Patent Application No. 12174465.0, European Patent Office, dated Sep. 7, 2012 (9 pages).
Extended European Search Report mailed Nov. 8, 2011 issued in European Patent Application No. 11175223.4 (8 pages).
Extended European Search Report, Application No. 09732338.0, dated May 24, 2011 (8 pages).
Fan et al. “LTPS—TFT Pixel Circuit Compensation for TFT Threshold Voltage Shift and IR-Drop on the Power Line for Amolded Displays” 5 pages copyright 2012.
Goh et al., “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes”, IEEE Electron Device Letters, Vol, 24, No. 9, Sep. 2003, pp. 583-585.
International Search Report corresponding to International Patent Application No. PCT/IB2010/002898 Canadian Intellectual Property Office, dated Jul. 28, 2009 (5 pages).
International Search Report for International Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).
International Search Report for International Application No. PCT/CA2007/000013 dated May 7, 2007.
International Search Report for International Application No. PCT/CA2009/001769 dated Apr. 8, 2010.
International Search Report issued in International Application No. PCT/CA2009/001049, mailed Dec. 7, 2009 (4 pages).
International Search Report, International Application PCT/IB2012/052651, 5 pages, dated Sep. 11, 2012.
International Search Report, PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.
International Searching Authority Search Report, PCT/IB2010/055481, dated Apr. 7, 2011 (3 pages).
International Searching Authority Written Opinion, PCT/IB2010/055481, dated Apr. 7, 2011 (6 pages).
International Written Opinion, International Application PCT/IB2012/052651, 6 pages, dated Sep. 11, 2012.
International Written Opinion, PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.
Nathan et al., “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
Written Opinion corresponding to International Patent Application No. PCT/IB2010/002898, Canadian Intellectual Property Office, dated Mar. 30, 2011 (8 pages).
Written Opinion for International Application No. PCT/CA2009/001769 dated Apr. 8, 2010 (8 pages).
Related Publications (1)
Number Date Country
20110012884 A1 Jan 2011 US
Continuations (1)
Number Date Country
Parent 11449487 Jun 2006 US
Child 12893148 US