Claims
- 1. A method of embedding a phase of a first signal within a second signal, the method comprising the steps of:
monitoring a first signal for a frame event; responsive to detection of a frame event in the first clock signal, determining a position of the frame event relative to a current segment of a second signal; and embedding in the current segment of the second signal a value representative of the relative position of the detected frame event.
- 2. The method of claim 1 wherein the first signal comprises a composite clock signal.
- 3. The method of claim 1 wherein the second signal comprises a framed control signal.
- 4. The method of claim 3 wherein the value representative of the relative position of the detected frame event is stored in a pointer field of the current segment of the framed control signal.
- 5. The method of claim 1 wherein the first signal comprises a 64 kilohertz clock signal and the second signal comprises a super frame indicator (“SFI”) signal.
- 6. The method of claim 1 wherein the current segment comprises 2430 bits of data and wherein the step of determining the relative position of the frame event comprises determining which of the 2430 bits of the current segment is most closely aligned with the detected frame event.
- 7. The method of claim 6 wherein value representative of the relative position of the detected frame event comprises a 12-bit binary number identifying which of the bits of the current segment is most closely aligned with the detected frame event.
- 8. A system for embedding a phase of a first signal within a second signal, the system comprising:
a timing source for providing a system timing reference signal; a system timing generator (“STG”) connected to the timing source to receive the system timing reference signal, the STG comprising:
a filter for filtering the system timing reference signal and generating a filtered clock signal therefrom; and an encoder for generating a framed control signal, wherein responsive to detection of a frame event in the system timing reference signal, the encoder determines a position of the frame event relative to a current segment of the framed control signal and embeds in the current segment of the framed control signal a value representative of the relative position of the detected frame event.
- 9. The system of claim 8 wherein the value representative of the relative position of the detected frame event is stored in a pointer field of the current segment of the framed control signal.
- 10. The system of claim 8 wherein the system timing reference signal comprises a 64 kilohertz clock signal and the framed control signal comprises a super frame indicator (“SFI”) signal.
- 11. The system of claim 8 wherein the current segment comprises 2430 bits of data and wherein the step of determining the relative position of the frame event comprises determining which of the 2430 bits of the current segment is most closely aligned with the detected frame event.
- 12. The system of claim 11 wherein value representative of the relative position of the detected frame event comprises a 12-bit binary number identifying which of the bits of the current segment is most closely aligned with the detected frame event.
- 13. The system of claim 8 further comprising a telecommunications interface module connected to receive the framed control signal and the filtered clock signal from the STG.
- 14. The system of claim 13 wherein the telecommunications interface module is a DS0 interface module and the system timing reference signal comprises a 64 kilohertz composite clock signal and wherein the DS0 interface module comprises a decoder for reconstructing the 64 kilohertz composite clock signal from the received framed control signal and filtered clock signal.
- 15. A system for embedding a phase of a first signal within a second signal, the system comprising:
means for monitoring a first signal for a frame event; means responsive to detection of a frame event in the first clock signal for determining a position of the frame event relative to a current segment of a second signal; and means for embedding in the current segment of the second signal a value representative of the relative position of the detected frame event.
- 16. The system of claim 15 wherein the first signal comprises a composite clock signal.
- 17. The system of claim 15 wherein the second signal comprises a framed control signal.
- 18. The system of claim 17 wherein the value representative of the relative position of the detected frame event is stored in a pointer field of the current segment of the framed control signal.
- 19. The system of claim 15 wherein the first signal comprises a 64 kilohertz clock signal and the second signal comprises a super frame indicator (“SFI”) signal.
- 20. The system of claim 15 wherein the current segment comprises 2430 bits of data and wherein the means for determining the relative position of the frame event comprises means for determining which of the 2430 bits of the current segment is most closely aligned with the detected frame event.
- 21. The system of claim 20 wherein value representative of the relative position of the detected frame event comprises a 12-bit binary number identifying which of the bits of the current segment is most closely aligned with the detected frame event.
CROSS-REFERENCE TO RELATED APPLICATION(S)
[0001] This application discloses subject matter related to the subject matter disclosed in the following commonly owned, co-pending patent applications, which are hereby incorporated by reference in their entireties: (1) U.S. patent applicaiton Ser. No. 09/540,308 (Atty. Docket No. 1285-0007US), entitled “METHOD AND APPARATUS FOR ROUTING ALARM SIGNALS IN A SIGNALING SERVER”, filed Mar. 31, 2000 in the name(s) of: Val Teodorescu;(2) U.S. patent application Ser. No. 09/541,000 (Atty. Docket No. 1285-0008US), entitled “CLOCK DISTRIBUTION SCHEME IN A SIGNALING SERVER”, filed _Mar. 31, 2000 in the name(s) of: Val Teodorescu; (3) U.S. patent application Ser. No. 09/540,591 (Atty. Docket No. 1285-0005US), entitled “BUS CONTROL MODULE FOR A MULTI-STAGE CLOCK DISTRIBUTION SCHEME IN A SIGNALING SERVER”, filed _Mar. 31, 2000 in the name(s) of: Serge Fourcand, Curt McKinley, and Val Teodorescu; (4) U.S. patent application Ser. No. ______ (Atty. Docket No. 1285-0081US), entitled “DSO TIMING SOURCE TRANSIENT COMPENSATION”, filed ______ in the name(s) of: Matthew J. Marcoux and Robert S. Gammenthaler, Jr.; and (5) U.S. patent application Ser. No. ______ (Atty. Docket No. 1142-00 (036560.6707), entitled “METHOD AND SYSTEM FOR GENERATING A TIMING SIGNAL”, filed ______ in the name(s) of: ______.