Anerasekera et al., Modeling Mos Snapback and Parasitic Bipolar Action for Circuit-Level ESD and High Current Simulations, Reliability Physics Symposium, 1996, 34th Annual Proceedings, IEEE, pp. 318-326. |
Anerasekera et al., Modeling MOS Snapback and Parasitic Bipolar Action for Circuit-Level ESD and High Current Simulations, IEEE Circuits and Devices Magazine, Mar. 1997, vol. 132, pp. 7-10. |
Chen et al., Design Methodology for Optimizing Gate Driven ESD Protection Circuits in Submicron CMOS Processes, Electrical Overstress/Electrostatic Discharge Symposium, 1997 Proceedings, pp. 230-239. |
Chen et al., Design and Layout of a High ESD Performance NPN Structure for Submicron BiCMOS/Bipolar Circuits, Reliability Physics Symposium, 1996, 34th Annual Prceedings, IEEE, pp. 227-232. |
Amerasekera et al., Characterization and Modeling of Second Breakdown in NMOST's for the Extraction of ESD-Related Process and Design Parameters, IEEE Transactions on Electron Devices, vol. 38, No. 9, Sep. 1991, pp. 2161-2168. |
Amerasekera et al., ESD Failure Modes: Characteristics, Mechanisms, and Process Influences, IEEE Transactions on Electron Devices, vol. 39, No. 2, Feb. 1992, pp. 430-436. |
Chatterjee et al., Design and Simulation of a 4kV ESD Protection Circuit for a 0.8 .mu.m BiCMOS Process, Electron Devices Meeting, 1991, IEEE, pp. 35.5.1-35.5.4. |
Duvvury et al., ESD: A Pervasive Reliability Concern for IC Technologies, Proceedings of the IEEE, vol. 81, No. 5, May 1993, pp. 690-702. |
Amerasekera et al., Prediction of ESD Robustness in a Process Using 2-D Device Simulations, Reliability Physics, 1993 IEEE 31st Annual Proceedings, pp. 161-167. |
Amerasekera et al., The Impact of Technology Scaling on ESD Robustness and Protection Circuit Design, IEEE Transactions on Components, Packaging, and Manufacturing Technology-Part A, vol. 18, No. 2, Jun. 1995,pp. 314-320. |
Chen et al., Bipolar SCR ESD Protection Circuit for High Speed Submicron Bipolar/BiCMOS Circuits, IEEE Electron Devices Meeting, 1995 Technical Digest, pp. 337-340. |
Voldman et al., Mixed-Voltage Interface ESD Protection Circuits for advanced Microprocessors in Shallow Trench and LOCOS Isolation CMOS Technologies, IEEE Electron Devices Meeting, 1994, pp. 277-280. |