S. Sakurai et al., Robust Design of Rail-to-Rail Cmos Operational Amplifiers Low Power Supply Voltage, IEEE Journal of Solid-State Circuits, pp. 146-156, Feb. 1996.* |
R. Harjani et al., OASYS; A Framework for Analog Circuit Synthesis, IEEE Transactions on Computer Sided Design of Integrated Circuits and Systems, pp. 1247-1266, Dec. 1989.* |
C.A. Makris et al., Improved Operational Amplifier Settling Behaviour Using Compensation Techniques, IEEE International Symposium on Circuits and Systems, pp. 617-620, May 1990.* |
K. Young et al., Automatic Layout Generation of CMOS Operational Amplifiers, IEEE International Conference on Computer-Aided Design, pp. 548-551, Nov. 1988.* |
T. Duisters et al., A 90-db THD Rail-to-Rail Input Opamp Using a New Local Pump in CMOS, IEEE Journal of Solid State Circuits, pp. 947-955, Jul. 1998.* |
S. Pernici et al., A CMOS Low Distortion Fully Differential Power Amplifier With Double Nested Miller Compensation, IEEE Journal of Solid-State Circuits, pp. 758-763, Jul. 1993.* |
A. Fung et al., Knowledge-Based Analog Circuit Synthesis With Flexible Architecture, 1988 IEEE International Conference on Computer Design: VLSI in Compuers and Processors, pp. 48-51, Oct. 1988. |