The present invention relates to communication systems and integrated circuit (IC) devices. More particularly, the present invention provides a driver circuit device using driver equalization in transmission line channels with power or ground terminations.
Over the last few decades, the use of communication networks has exploded. In the early days of the Internet, popular applications were limited to emails, bulletin board, and mostly informational and text-based web page surfing, and the amount of data transferred was usually relatively small. Today, Internet and mobile applications demand a huge amount of bandwidth for transferring photo, video, music, and other multimedia files. For example, a social network like Facebook processes more than 500 TB of data daily. With such high demands on data and data transfer, existing data communication systems need to be improved to address these needs.
CMOS technology is commonly used to design communication systems implementing Optical Fiber Links. As CMOS technology is scaled down to make circuits and systems run at higher speed and occupy smaller chip (die) area, the operating supply voltage is reduced for lower power. Conventional FET transistors in deep-submicron CMOS processes have very low breakdown voltage as a result the operating supply voltage is maintained around 1 Volt. However, the Optical Modulators used in 100G-class optical links often require a bias voltage of more than 2 Volts across the anode and cathode nodes of the modulator for effective optical amplitude and/or phase modulation. These limitations provide significant challenges to the continued improvement of communication systems scaling and performance.
Accordingly, improvements to driver equalization in integrated circuit devices are highly desirable.
The present invention relates to communication systems and integrated circuit (IC) devices. More particularly, the present invention provides a driver circuit device using driver equalization in transmission line channels with power or ground terminations.
In an embodiment, the present invention provides a driver circuit device using driver equalization in power and ground terminated transmission line channels. The driver circuit device can include a weaker pull-up driver, which is needed to pre-emphasize the pull-up signal for driver equalization in power terminated transmission line channels. The driver circuit device can also include a weaker pull-down driver, which is needed to pre-emphasize the pull-down signal for driver equalization in ground terminated transmission line channels. In the transmission line channels with power terminations, a weaker pull-up Ron is implemented. In the transmission line channels with ground terminations, a weaker pull-down Ron is implemented. Drivers implemented in power and/or ground terminated transmission line channels can be used to improve device performance, such as in signal eye opening.
Many benefits are recognized through various embodiments of the present invention. Such benefits include improvement of device performance by increasing signal eye opening. Other benefits will be recognized by those of ordinary skill in the art that the mechanisms described can be applied to other communications systems as well.
The present invention relates to communication systems and integrated circuit (IC) devices. More particularly, the present invention provides a driver circuit device using driver equalization in transmission line channels with power or ground terminations.
The following description is presented to enable one of ordinary skill in the art to make and use the invention and to incorporate it in the context of particular applications. Various modifications, as well as a variety of uses in different applications will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to a wide range of embodiments. Thus, the present invention is not intended to be limited to the embodiments presented, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
In the following detailed description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without necessarily being limited to these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.
The reader's attention is directed to all papers and documents which are filed concurrently with this specification and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference. All the features disclosed in this specification, (including any accompanying claims, abstract, and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.
Furthermore, any element in a claim that does not explicitly state “means for” performing a specified function, or “step for” performing a specific function, is not to be interpreted as a “means” or “step” clause as specified in 35 U.S.C. Section 112, Paragraph 6. In particular, the use of “step of” or “act of” in the Claims herein is not intended to invoke the provisions of 35 U.S.C. 112, Paragraph 6.
Please note, if used, the labels left, right, front, back, top, bottom, forward, reverse, clockwise and counter clockwise have been used for convenience purposes only and are not intended to imply any particular fixed direction. Instead, they are used to reflect relative locations and/or directions between various portions of an object.
In an embodiment, the present invention provides a driver circuit device with power terminations using driver equalization. The driver can include a first driver module which includes a first driver having a first driver output, wherein the first driver is configured with a first resistance module, the first resistance module being characterized by a weak on-resistance, a first transmission line channel having a first end and a second end, the first end of the first transmission line channel being coupled to the first driver output, a first receiver having a first receiver input, the second end of the first transmission line channel being coupled to the first receiver input; and a first power termination coupled to the first receiver input and the second end of the first transmission line channel. The first driver module is configured for a pull-up signal from a “0” value to a “1” value, wherein the first driver is configured to pre-emphasize a pull-up signal for driver equalization. The weak on-resistance is characterized by a resistance value greater than or equal to 50Ω.
In a specific embodiment, the driver circuit device can include a second driver module including a second driver having a second driver output, wherein the second driver is configured with a second resistance module, the second resistance module being characterized by a strong on-resistance, a second transmission line channel having a first end and a second end, the first end of the second transmission line channel being coupled to the second driver output, a second receiver having a second receiver input, the second end of the second transmission line channel being coupled to the second receiver input; and a second power termination coupled to the second receiver input and the second end of the second transmission line channel. The second driver module is configured for a pull-up signal of consecutive “1” values. The strong on-resistance is characterized by a resistance value ranging between 0Ω to 50Ω.
In an example, pull-down Ron with VDD termination has no change from the configuration for the center-tapped termination. As described previously, the pull-up Ron with VDD termination is configured to be weaker in order to have a stronger pull-up signal. For a GND terminated configuration, a weaker pull-down Ron (de-emphasis) is needed to have a stronger pull-down signal.
In other words, a weaker pull-up driver is needed to pre-emphasize the pull-up signal for driver equalization in power terminated transmission line channels and a weaker pull-down driver is needed to pre-emphasize the pull-down signal for driver equalization in ground terminated transmission line channels. In the transmission line channels with power terminations, a weaker pull-up Ron is implemented. In the transmission line channels with ground terminations, a weaker pull-down Ron is implemented. Of course, there can be other variations, modifications, and alternatives.
In an embodiment, the present invention provides a driver circuit device with ground terminations using driver equalization. The driver circuit device can include a first driver module including a first driver having a first driver output, wherein the first driver is configured with a first resistance module, the first resistance module being characterized by a weak on-resistance, a first transmission line channel having a first end and a second end, the first end of the first transmission line channel being coupled to the first driver output, a first receiver having a first receiver input, the second end of the first transmission line channel being coupled to the first receiver input; and a first ground termination coupled to the first receiver input and the second end of the first transmission line channel. The first driver module is configured for a pull-down signal from a “1” value to a “0” value, wherein the first driver is configured to pre-emphasize a pull-down signal for driver equalization. The first driver module is configured for a pull-down signal from a “1” value to a “0” value. The weak on-resistance is characterized by a resistance value greater than or equal to 50Ω.
In a specific embodiment, the driver circuit device can include a second driver module including a second driver having a second driver output, wherein the second driver is configured with a second resistance module, the second resistance module being characterized by a strong on-resistance, a second transmission line channel having a first end and a second end, the first end of the second transmission line channel being coupled to the second driver output, a second receiver having a second receiver input, the second end of the second transmission line channel being coupled to the second receiver input; and a second ground termination coupled to the second receiver input and the second end of the second transmission line channel. The second driver module is configured for a pull-down signal of consecutive “0” values, wherein the first driver is configured to pre-emphasize a pull-down signal for driver equalization. The strong on-resistance is characterized by a resistance value ranging between 0Ω to 50Ω.
While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.
The present application is a continuation of U.S. patent application Ser. No. 15/061,957, filed on Mar. 4, 2016, the contents of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3578914 | Simonelli | May 1971 | A |
4280221 | Chun | Jul 1981 | A |
4539680 | Boudon | Sep 1985 | A |
6268750 | Esch, Jr. | Jul 2001 | B1 |
6317465 | Akamatsu | Nov 2001 | B1 |
6373908 | Chan | Apr 2002 | B2 |
6836185 | Pobanz | Dec 2004 | B1 |
7135884 | Talbot | Nov 2006 | B1 |
7557790 | Jeon | Jul 2009 | B2 |
7671632 | Kim | Mar 2010 | B2 |
7672447 | Lindqvist | Mar 2010 | B1 |
7697628 | Choi | Apr 2010 | B2 |
7746935 | Bonfiglio | Jun 2010 | B2 |
7826549 | Aggarwal | Nov 2010 | B1 |
7961000 | Gross | Jun 2011 | B1 |
7983347 | Hamada | Jul 2011 | B2 |
7986745 | Hosaka | Jul 2011 | B2 |
8064535 | Wiley | Nov 2011 | B2 |
8102696 | Katoh | Jan 2012 | B2 |
8238467 | Dally | Aug 2012 | B2 |
8243847 | Dally | Aug 2012 | B2 |
8259838 | Tanimoto | Sep 2012 | B2 |
8284848 | Nam | Oct 2012 | B2 |
8358156 | Abugharbieh | Jan 2013 | B1 |
8446173 | Faucher | May 2013 | B1 |
8472532 | Schley-May | Jun 2013 | B2 |
8611437 | Poulton | Dec 2013 | B2 |
8638838 | Betts | Jan 2014 | B1 |
8717213 | Wong | May 2014 | B1 |
8837652 | Stern | Sep 2014 | B2 |
8942309 | Ware | Jan 2015 | B1 |
8942658 | Banwell | Jan 2015 | B2 |
8948608 | Pobanz | Feb 2015 | B1 |
9008168 | Miller | Apr 2015 | B2 |
9300461 | Akita | Mar 2016 | B2 |
9385790 | Mukherjee | Jul 2016 | B1 |
9419779 | Pan | Aug 2016 | B2 |
9444515 | Khan | Sep 2016 | B2 |
9525402 | Chien | Dec 2016 | B1 |
9544864 | Takahashi | Jan 2017 | B1 |
9548726 | Iorga | Jan 2017 | B1 |
9553635 | Sejpal | Jan 2017 | B1 |
9722822 | Zhang | Aug 2017 | B1 |
9819523 | Lee | Nov 2017 | B2 |
20030001649 | Saint-Laurent | Jan 2003 | A1 |
20040096005 | Zabroda | May 2004 | A1 |
20040179624 | Deas | Sep 2004 | A1 |
20040239374 | Hori | Dec 2004 | A1 |
20040257882 | Stackhouse | Dec 2004 | A1 |
20050147136 | Pobanz | Jul 2005 | A1 |
20050179473 | Nagahori | Aug 2005 | A1 |
20050198687 | Miller | Sep 2005 | A1 |
20060018388 | Chan | Jan 2006 | A1 |
20060083079 | Hwang | Apr 2006 | A1 |
20060227896 | Kiamilev | Oct 2006 | A1 |
20070124518 | Fujiwara | May 2007 | A1 |
20070164883 | Furtner | Jul 2007 | A1 |
20090028355 | Ishiguro | Jan 2009 | A1 |
20100111202 | Schley-May | May 2010 | A1 |
20110222623 | Hollis | Sep 2011 | A1 |
20120307122 | Liu | Dec 2012 | A1 |
20130101056 | Ahn | Apr 2013 | A1 |
20130195165 | Poulton | Aug 2013 | A1 |
20130294294 | Pan | Nov 2013 | A1 |
20140064404 | Gonzalez | Mar 2014 | A1 |
20140126665 | Lee | May 2014 | A1 |
20140185374 | Ramachandra | Jul 2014 | A1 |
20140219382 | Wu | Aug 2014 | A1 |
20150207526 | Shi | Jul 2015 | A1 |
20150311913 | Pan | Oct 2015 | A1 |
20150318599 | Ivanov | Nov 2015 | A1 |
20150319014 | Chien | Nov 2015 | A1 |
20150333932 | Agrawal | Nov 2015 | A1 |
20160013926 | Kil | Jan 2016 | A1 |
20160087633 | Zhang | Mar 2016 | A1 |
20160204964 | Takahashi | Jul 2016 | A1 |
20160248518 | Parikh | Aug 2016 | A1 |
20160254932 | Chong | Sep 2016 | A1 |
20160374091 | Saeki | Dec 2016 | A1 |
20170039163 | Sejpal | Feb 2017 | A1 |
20170264471 | Lee | Sep 2017 | A1 |
20170295042 | Zhang | Oct 2017 | A1 |
Number | Date | Country | |
---|---|---|---|
20170295042 A1 | Oct 2017 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15061957 | Mar 2016 | US |
Child | 15630851 | US |