Claims
- 1. A method for adjusting current levels falsified by offset-current levels, the method which comprises:providing a subscriber line circuit in a digital telephone exchange, the subscriber line circuit including a high-voltage section and a low-voltage section, the high-voltage section mainly including line drivers and elements for a subscriber line indication, the low voltage section including a signal processor and serving essentially as an analog/digital interface and providing a 2-wire/4-wire conversion; measuring, in the low-voltage section, a level of an offset current when the offset current is present, the level of the offset current having a given mathematical sign; storing, in the low-voltage section, the level of the offset current with a mathematical sign opposite to the given mathematical sign for providing a stored level of the offset current; and adding, in the low-voltage section, the stored level of the offset current with the mathematical sign opposite to the given mathematical sign to a current to be measured for a correction when a current measurement is to be carried out during a normal operation.
- 2. The method according to claim 1, which comprises measuring a current for testing the subscriber line circuit.
- 3. The method according to claim 1, which comprises measuring a current for adjusting a supply current.
- 4. The method according to claim 1, wherein the measuring step includes measuring offset-current levels of components in the subscriber line circuit.
Priority Claims (1)
Number |
Date |
Country |
Kind |
198 02 826 |
Jan 1998 |
DE |
|
CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of copending International Application No. PCT/DE99/00066, filed Jan. 13, 1999, which designated the United States.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
5202882 |
Rudolf |
Apr 1993 |
A |
5956386 |
Miller |
Sep 1999 |
A |
6058161 |
Anderson et al. |
May 2000 |
A |
Non-Patent Literature Citations (3)
Entry |
Published International Application No. 96/27970 (Zhou), dated Sep. 12, 1996. |
Published International Application No. 98/08336 (Zhou et al.), dated Feb. 26, 1998. |
“A Two-Chip Set for SLIC”, Yasunobu et al., Review of the Electrical Communications Lab. 36, Nov. 1988, No. 6, Tokyo, Japan, pp. 561-565. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/DE99/00066 |
Jan 1999 |
US |
Child |
09/626313 |
|
US |