Wakabayashi et al, “An Optimal Pin Assignment Algorithm with Improvement of Cell Placement in Standard Cell Layout,” IEEE, Nov. 1996, pp. 381-384.* |
Wakabayashi et al, “Timing-Driven Pin Assigment with Improvement of Cell Placement in Standard Cell Layout,” IEEE, Jun. 1997, pp. 1552-1555.* |
Hans Eisenmann, Frank M. Johannes, “Generic Global Placement and Floorplanning”, Institute of Electronic Design Automation, Technical University Munich, 80290 Munich, Germany, Copyright 1998, pp. 269-274. |
“The Programmable Logic Data Book 1998”, published by Xilinx, Inc., located at 2100 Logic Drive, San Jose, California 95124. |