This application is a divisional application of U.S. patent application Ser. No. 08/832,989 invented by Gary R. Lawman, Joseph D. Linoff, and Steven L. Wasson entitled “MEMORY MAP COMPUTER USER INTERFACE FOR PROGRAMMABLE ICS” and filed Apr. 4, 1997, and issued Sep. 12, 2000 as U.S. Pat. No. 6,118,938; which is a continuation-in-part application of U.S. patent application Ser. No. 08/805,378 invented by Gary R. Lawman and Joseph D. Linoff entitled “METHOD FOR CONFIGURING CIRCUITS OVER A DATA COMMUNICATIONS LINK”, filed Feb. 24, 1997, and issued Feb. 8, 2000 as U.S. Pat. No. 6,023,565; which is a continuation-in-part application of U.S. patent application Ser. No. 08/625,480 invented by Gary R. Lawman and Robert W. Wells entitled “CONCURRENT ELECTRONIC CIRCUIT DESIGN AND IMPLEMENTATION” and filed Mar. 29, 1996, and issued Sep. 30, 1997 as U.S. Pat. No. 5,673,198, all of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4162536 | Morley | Jul 1979 | |
5050091 | Rubin | Sep 1991 | |
5109353 | Sample et al. | Apr 1992 | |
5111413 | Lazansky et al. | May 1992 | |
5351197 | Upton et al. | Sep 1994 | |
5544222 | Robinson et al. | Aug 1996 | |
5557748 | Norris | Sep 1996 | |
5574930 | Halverson, Jr. et al. | Nov 1996 | |
5603043 | Taylor et al. | Feb 1997 | |
5608876 | Cohen et al. | Mar 1997 | |
5673198 | Lawman et al. | Sep 1997 | |
5684980 | Casselman | Nov 1997 | |
5691912 | Duncan | Nov 1997 | |
5752006 | Baxter | May 1998 | |
5754766 | Shaw et al. | May 1998 | |
5761484 | Agarwal et al. | Jun 1998 | |
5802290 | Casselman | Sep 1998 | |
5864486 | Deming et al. | Jan 1999 | |
5870308 | Dangelo et al. | Feb 1999 | |
5870309 | Lawman | Feb 1999 | |
5898595 | Bair et al. | Apr 1999 | |
5963454 | Dockser et al. | Oct 1999 | |
6023565 | Lawman et al. | Feb 2000 | |
6118938 | Lawman et al. | Sep 2000 | |
6151609 | Truong | Nov 2000 |
Number | Date | Country |
---|---|---|
0 645 723 A | Mar 1995 | EP |
Entry |
---|
Goffart et al, “A Schematic Driven Synthesis Tools For Analog Circuits,” IEEE, Jun. 1992, pp. 131-134.* |
Hussey et al, “Object-Oriented Specification and Design of User-Interfaces,” IEEE, Nov. 1996, pp. 336-337.* |
Wing et al, “Towards Cooperative User Interfaces: An Object-Oriented Applications Integration Approach,” IEEE, Dec. 1994, pp. 490-494.* |
Nels Vander Zanden, “Synthesis of Memories From Behavioral HDLs,” IEEE, Sep. 1994, pp. 71-74.* |
Cheng, Edmund K. and Mazor, Stanley, “Silicon Compilation,” Addison-Wesley Publication Co., 1988, pp. 361-405, Chapter 9: The Genesil Silicon Compiler. copy in 08/832,989. |
Actel Corporation, “Designer Series for the X Window System User's Guide,” 1994. copy in 08/832,989. |
Xilinx, Inc., “LogiCore™ PCI Master and Slave Interface User's Guide,” Version 1.1, Nov. 1, 1996. copy in 08/832,989. |
Xilinx, Inc., “The Programmable Logic Data Book,” 1996, pp. 4-11 through 4-23. copy in 08/832,989. |
Trlica C: “Software Tools”, IEEE Spectrum, vol. 34, No. 1, Jan. 1997, pp. 60-64, XP000691710. copy in 08/832,989. |
Kim: “Automatic Behavioral Verilog Model Generation Using Engineering Parameters” Proceedings of the 1994 International Verilog HDL Conference, Mar. 14, 1994, XP002054697. copy in 08/832,989. |
Won M. et al.: “VHDL Design of a Master—Target PCI Interface”, Electronic Engineering, vol. 68, No. 835, Jul. 1996, pp. 39/40, 42 XP000627446. copy in 08/832,989. |
Condor Technical Summary, by Allan Bricker, Michael Litzkow and Miron Livny, Jan. 28, 1992, (10 Pg.) copy in 08/832,989. |
Geber et al. “Peripheral Component Interconnect (PCI) Interface with the Quicklogic QL16×24B, ” IEEE, pp. 568-573. Copy in 08/823,989. |
Geber et al “Peripheral Component Interconnect (PCI) Interface With The Quicklogic QL16×24B FPGA,” IEEE, pp. 568-573, Sep. 1994. |
Number | Date | Country | |
---|---|---|---|
Parent | 08/805378 | Feb 1997 | US |
Child | 08/832989 | US | |
Parent | 08/625480 | Mar 1996 | US |
Child | 08/805378 | US |