Tai: Pipelined Fault Simulation on Parallel Machines using the circuit flow graph; Oct. 1993 IEEE Int. Conf. on Comp. Design; pp. 564-567.* |
Caban et al.; A parallel BDD engine for logic verification; 5th annual IEEE Int. ASIC Conf., pp. 499-502, Sep. 1992.* |
Fujita et al.; Automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams; ICCAD-Nov. 1990; 38-41.* |
Information Processing Society of Japan, Journal of Information Processing, vol. 34, NO. 5, May 1993, pp. 593-599. |
Information Processing Society of Japan, Proceedings of 1994 Autumn National Conference, vol. A, p. 64. |
Proceedings of IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 603-606. |
IEEE Transactions on Computers, vol. C-35, No. 8, Aug., 1986, pp. 677-691. |
Proceedings of the Information Processing Society 44th National Congress, pp. 6-143 to 6-144. |
IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, “CMOS Differential Pass-Transistor Logic Design”, Pasternak et al, pp. 216-222. |
IEEE Journal of Solid-State Circuits, vol. SC-25, No. 2, Apr. 1990, “A 3.8-ns CMOS 16×16-b Multiplier Using Complementary Pass-Transistor Logic”, Yano et al, pp. 388-395. |
IEEE 1994 Custom Integrated Circuits Conference, 1994 Digest, “Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs”, Yano et al, pp. 603-606. |
Proceeding of the 1994 Autumn Convention of the Institute of Electronics, Information and Communication Engineers of Japan, Edition of Fundamentals and Interfaces, p. 64. |
IEEE Transactions of Computers, vol. C-35, No. 8, Aug. 1986, “Graph-Based Algorithms for Boolean Function Manipulation”, R. Bryant, pp. 677-691. |
Digest of Technical Papers of IEEE 1995 Symposium on Low Power Electronics, 1995, “Multi-Level Pass-Transistor Logic for Low-Power ULSIs”, Y. Sasaki et al, pp. 14-15. |