Y. Hirai, S. Tomida, K. Ikeda, M. Sasago, M. Endo, S. Hayama, N. Nomura, "Three-Dimensional Resist Process Simulator PEACE (Photo and Electron Beam Lithography Analyzing Computer Engineering System)", IEEE Transactions on Computer-Aided Desing, vol. 10, No. 6, Jun. 1991, pp. 802-807. |
T. Matsuzawa, T. Ito, M. Tanuma, "Three-Dimensional Photoresist Simulation on Flat Surfaces", IEEE Tran. on Electron Devices, vol ED-32, pp. 1781-1783, Sep. 1985. |
E. W. Scheckler, K. K. H. Toh, D. M. Hofstetter and A. R. Neureuther, "3D Lithography, Etching, and Deposition Simulation (SAMPLE-3D)", Symp. VLSI, Technol. Dig., May 1991, pp. 97-98. |
E. S. G. Shaqfeh and Charles Jurgensen, "Simulation of Reactive Ion Etching Pattern Transfer", J. Appl. Phys. 66(10), 15 Nov. 1989, pp. 4664-4675. |
I. V. Katardjiev, G. Carter, and M. J. Nobes, "Precision Modeling of the Mask-Substrate Evolution During Ion Etching", J. Vac. Sci. Technol. A6(4), Jul./Aug. 1988, pp. 2443-2450. |
I. V. Katardjiev, "Simulations of Surface Evolution During Ion Bombardment" J. Vac. Sci. Technol. A 6(4), Jul./Aug. 1988, pp. 2434-2442. |
R. Smith, M. A. Tagg, G. Carter, M. J. Nobes, "Erosion of Corners and Edges on an Ion-Bombarded Silicon Surface", J. of Materials Science Letters 5 (1986), pp. 115-120. |
T. Thurgate, IEEE Trans., "Segment-Based Etch Algorithm and Modeling", vol. 10, No. 9 Sep. 1991, pp. 1101-1109. |
T. Itoh, T. Matsuzawa, K. Kadota, S. Hanashima, "A Three-Dimensional Resist Shape Simulator and Its Application to Sub-Micron VLSI Process", The Transactions of the Institute of Electronics, Information and Communication Engineers, vol. J70-C, No. 8, 1987, pp. 332-340. |
T. Ishizauka, "Three-Dimensional Simulation in Photoresist Development", The Transaction of the Institute of Electronics, Information and Communication Engineers, vol. J73-C-2 II, No. 11, 1990, pp. 775-785. |