Number | Date | Country | Kind |
---|---|---|---|
3-265298 | Sep 1991 | JPX |
Number | Name | Date | Kind |
---|---|---|---|
5026657 | Lee et al. | Jun 1991 |
Number | Date | Country |
---|---|---|
62-217653 | Sep 1987 | JPX |
63-13366 | Jan 1988 | JPX |
63-291457 | Nov 1988 | JPX |
1-189954 | Jul 1989 | JPX |
0198077 | Aug 1989 | JPX |
2-151064 | Jun 1990 | JPX |
Entry |
---|
C. K. Lau et al., "A High Performance CMOS Process with Half-Micron Gate and Novel Low-Parasitic Salicide Interconnect Scheme," Hewlett-Packard Laboratories, 1985, pp. 12-13. |
J. Y. -C. Sun et al., "0.5 um-Channel CMOS Technology Optimized for Liquid-Nitrogen-Temperature Operation," IEEE, 1986, pp. 236-239. |
N. Kasai et al., "0.25 um CMOS Technology Using P+ Polysilicon Gate PMOSFET," IEEE, 1987, pp. 367-370. |
B. Davari et al., "A High Performance 0.25 um CMOS Technology," IEEE, 1988, pp. 56-59. |