This application claims the priority benefit of Taiwan application Ser. No. 87112101, filed Jul. 24, 1998, the full disclosure of which is incorporated herein by reference.
1. Field of the Invention:
This invention relates to a method for fabricating a semiconductor device, and more particularly, to a method for fabricating gate oxide, which improves the electrical quality of a gate oxide layer.
2. Description of Related Art:
Since gate oxide is one of the important components in a metal-oxide-semiconductor (MOS) device, the electrical quality of the gate oxide directly affects the quality of a MOS device. Conventionally, a wet oxidation process is usually performed on a gate oxide layer that exceeds 200 Å in thickness. In a current very-large-semiconductor-integration (VLSI) process, the gate oxide layer used in a MOS device, which has a thickness of about 100-200 Å, is normally formed by a dry oxidation process in the presence of C2H2Cl2 vapor.
If the required thickness of gate oxide is thinner than 100 Å, perhaps even as thin as about 50 Å, such as the tunneling oxide within a flash memory, the method for fabricating gate oxide is normally a dry oxidation. However, if the required thickness of the gate oxide is thinner than 50 Å, it is very difficult to obtain a high-quality gate oxide layer through a conventional oxidation process.
As shown in
A gate oxide layer with a thickness of about 40 Å formed by the foregoing method has a measured breakdown charge (Qbd) equal to or less than 5 coulombs per square centimeter. A measured leakage current through the gate oxide layer is about 34.6×10−8 amperes under a 3.2-volt gate voltage. This shows that the electrical quality of the thin gate oxide is not acceptable
It is therefore an objective of the present invention to provide a method for fabricating gate oxide that improves the electrical quality of a gate oxide by raising the Qbd and reducing the leakage current of the gate oxide layer.
In accordance with the foregoing objective of the present invention, the invention provides a method for fabricating gate oxide that includes providing a silicon substrate, performing an oxidation process, and performing an annealing process. The oxidation process includes a dilute wet oxidation in an environment filled with oxygen, moisture, and nitrogen at a temperature of about 750°-900° C. to form a gate oxide layer over the substrate, wherein the volume of filled nitrogen is about 6 to 1220times of the volume of filled moisture. The gas used in the annealing process includes nitrogen at a temperature of about 800°-1200° C.
The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
FIG 1 is a flowchart showing a conventional method for fabricating gate oxide; and
FIG 2 is a flowchart showing the method for fabricating gate oxide of a preferred embodiment according to the invention.
The invention provides a new method for fabricating gate oxide. FIG 2 is a flowchart showing the method for fabricating gate oxide according to the invention.
The gate oxide with a thickness of about 40 Å formed by the method of the foregoing preferred embodiment according to the invention has a measured Qbd equal to or less than 15 Coulombs per square centimeter. This is about three times that of a conventional gate oxide. Such a gate oxide also has a leakage current of about 16×10−8 amperes under a gate voltage of 3 2 volts, which is about half the leakage current of a conventional gate oxide.
It is obvious that the method for fabricating gate oxide according to the invention improves the electrical quality of gate oxide by raising the Qbd and reducing the leakage current.
The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements
Number | Date | Country | Kind |
---|---|---|---|
87112101 | Jul 1998 | TW | national |
Number | Name | Date | Kind |
---|---|---|---|
4975387 | Prokes et al. | Dec 1990 | A |
5096842 | Nihira et al. | Mar 1992 | A |
5656516 | Suzuki | Aug 1997 | A |
5854505 | Suzuki et al. | Dec 1998 | A |
5902452 | Cheng et al. | May 1999 | A |
Number | Date | Country |
---|---|---|
0212821 | Jan 1999 | JP |
1116903 | Jan 1999 | JP |
Number | Date | Country | |
---|---|---|---|
Parent | 09191913 | Nov 1998 | US |
Child | 10246826 | US |