Information
-
Patent Grant
-
6225186
-
Patent Number
6,225,186
-
Date Filed
Tuesday, January 5, 199926 years ago
-
Date Issued
Tuesday, May 1, 200123 years ago
-
Inventors
-
Original Assignees
-
Examiners
- Nelms; David
- Dang; Phuc T.
Agents
- Bednarek; Michael D.
- Pittman; Shaw
-
CPC
-
US Classifications
Field of Search
US
- 438 400
- 438 447
- 438 431
- 438 439
- 438 443
- 438 451
- 438 452
- 437 31
- 437 40
- 437 69
- 437 70
- 437 38
- 437 67
- 437 78
-
International Classifications
-
Abstract
A method for fabricating a LOCOS isolation in accordance with the present invention, involves first forming a masking layer on the active region of a silicon substrate. Next, the masking layer is used as the etching mask and the silicon substrate is etched to form a recess. Then, a thin nitride layer is formed on the masking layer and the recess. Afterwards, a polysilicon layer is deposited on the thin nitride layer. Then, an etching process is applied to etch back the polysilicon and the thin nitride layer, thereby exposing the upper surface of the masking layer. Next, a LOCOS isolation is grown above the recess.
Description
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method for fabricating an isolation for a semiconductor device, and more particularly to a method for fabricating a local oxidation of silicon (LOCOS) isolation.
2. Description of the prior art
To improve the bird's beak (encroachment effect) at the edge of a LOCOS isolation, a polysilicon spacer serving as a buffer layer is widely used in the LOCOS isolation process.
Referring to
FIGS. 1A through 1E
, the cross-sectional side views of a conventional method for fabricating a LOCOS isolation are depicted in sequence.
Referring now to
FIG. 1A
, a cross-sectional view of the starting step is schematically shown. In
FIG. 1A
, a first pad oxide layer
12
and a silicon nitride layer
14
are sequentially formed on the active region of a silicon substrate
10
. Then, using silicon nitride layer
14
as an etching mask, the silicon substrate
10
is etched to form a recess
15
by anisotropic etching.
Next, as shown in
FIG. 1B
, a second pad oxide
16
is formed on the surface of the recess
15
by thermal oxidation, which preferably uses a gas containing O
2
as the reactive gas.
Now as shown in
FIG. 1C
, a polysilicon spacer
18
, which extends the recess
15
, is formed on the side walls of the silicon nitride layer
14
. The polysilicon spacer
18
can be formed by the steps of depositing, and etching back a polysilicon layer. A thin silicon nitride layer
20
is deposited on the surface of the polysilicon spacer
18
by selective chemical vapor deposition.
Referring now to
FIGS. 1C and 1D
, a local oxide
22
(isolation), which has a deeper concave portion
24
, is grown above the recess
15
by thermal oxidation.
Next, referring to
FIG. 1E
, the silicon nitride layer
14
is removed via wet etching to leave local oxide
22
a.
However, the LOCOS isolation process suffers from problems, for example the deeper concave portion
24
can cause an uneven surface. Moreover, the thin silicon nitride layer
20
formed on the surface of the polysilicon spacer
18
limits the oxidation of polysilicon spacer
18
. Therefore, a portion of polysilicon spacer
18
does not react into local oxide
22
during the thermal oxidation step. Also, the conventional method described above may cause the encroachment to be too large.
SUMMARY OF THE INVENTION
In view of the above disadvantages, an object of the invention is to provide a method for fabricating a LOCOS isolation by changing the thin silicon nitride layer and the polysilicon layer steps.
The above object is attained by providing a method for fabricating a LOCOS isolation, which comprises the steps of (a)forming a masking layer on the active region of a silicon substrate; (b)anisotropically etching said silicon substrate by using said masking layer as an etching mask, thereby forming a recess; (c)depositing a thin nitride layer; (d)depositing a polysilicon layer on said thin nitride layer; (e)etching back said polysilicon layer and said thin nitride layer to expose the surface of said masking layer, thereby forming a polysilicon spacer extending said recess and said masking layer; (f)growing a local oxidation of silicon (LOCOS) isolation above said recess, said isolation forming on the side wall of said masking layer.
An aspect of the invention is to provide a method for fabricating a LOCOS isolation, wherein said masking layer is a silicon nitride layer.
BRIEF DESCRIPTION OF THE DRAWINGS
The preferred embodiment of the invention is hereinafter described with reference to the accompanying drawings in which
FIGS. 1A through 1E
are cross-sectional side views showing the manufacturing steps of a LOCOS isolation of the prior art; and
FIGS. 2A through 2G
are cross-sectional side views show the manufacturing steps of a LOCOS isolation of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The preferred embodiment of the invention is illustrated in
FIGS. 2A through 2G
of the drawings.
Referring now to
FIG. 2A
, a cross-sectional view of the starting step is schematically shown. In
FIG. 2A
, a first pad oxide layer
112
and a masking layer
114
, such as a silicon nitride layer having a thickness in the range of approximately 1200 to 1800 angstroms, are sequentially formed on the active region of a silicon substrate
100
. The first pad oxide layer
112
has a thickness of approximately 160 angstroms. Then, using masking layer
114
as an etching mask, the silicon substrate
100
is etched by anisotropic etching to form a recess
115
having a depth of somewhere between 300 and 700 Angstroms.
Next, as shown in
FIG. 2B
, a second pad oxide
116
, having a thickness of approximately 100 Angstroms, is formed on the surface of the recess
115
by thermal oxidation, which preferably uses a gas containing O
2
as the reactive gas.
Now, as shown in
FIG. 2C
, a thin nitride layer
117
, such as a silicon nitride thin layer or a silicon oxynitride layer having a thickness of approximately 50 to 100 Angstroms, is deposited by using chemical vapor deposition.
Referring now to
FIG. 2D
, a polysilicon layer
118
is deposited on the surface of the thin nitride layer
117
by chemical vapor deposition, which uses a gas containing silicon, for example SiH
4
or SiCl
2
, as the reactive gas.
Referring now to
FIGS. 2D and 2E
, a spacer SC extending the recess
115
and the masking layer
114
is typically formed by anisotropically etching back of the polysilicon layer
118
and thin nitride layer
117
.
Next, as shown in
FIG. 2F
, a local oxide isolation
122
(field oxide), which has a shallower concave portion
26
, is grown above the recess
115
by thermal oxidation which preferably uses a gas containing H
2
O and O
2
as the reactive gas.
Afterwards, referring to
FIG. 2G
, the polishing stop layer
114
and the first pad oxide layer
112
are removed respectively by using phosphate etchant and hydrogen fluoride etchant, thereby leaving a local oxide isolation
122
a
(acting as a LOCOS isolation).
If necessary, the local oxide isolation
122
a
is then polished or etched to attain an isolation having an even surface.
The thin nitride layer
117
is formed before the deposition of the polysilicon
118
(that is, the spacer SC has a sealed thin nitride layer thereunder).
Due to the structure of the spacer SC, the concave portion
26
depth of the local oxide isolation
122
is decreased. Moreover, the problems of the prior art such as remains polysilicon remains, and the encroachment effect are eliminated.
Claims
- 1. A method for fabricating a LOCOS isolation, comprising the steps of:(a) forming a masking layer on an active region of a silicon substrate; (b) anistropically etching said silicon substrate by using said masking layer as an etching mask, thereby forming a recess; (c) depositing a thin nitride layer on the recess; (d) thereafter depositing a polysilicon layer on said thin nitride layer; (e) etching back said polysilicon layer and said thin nitride layer to expose said masking layer, thereby forming a polysilicon spacer extending said recess and said masking layer; and (f) growing a local oxidation of silicon (LOCOS) isolation above said recess, said isolation forming on a side wall of said masking layer.
- 2. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said masking layer is a silicon nitride layer.
- 3. A method for fabricating a LOCOS isolation as claimed in claim 2, wherein said silicon nitride layer has a thickness of somewhere between 1200 and 1800 Angstroms.
- 4. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said thin nitride layer is a silicon nitride layer.
- 5. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said thin nitride layer is a silicon oxynitride layer.
- 6. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said thin nitride layer in step (c) has a thickness of somewhere between 50 and 70 Angstroms.
- 7. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said recess in step (b) has a depth of somewhere between 300 and 700 Angstroms.
- 8. A method for fabricating a LOCOS isolation as claimed in claim 1, wherein said polysilicon layer in step (d) has a thickness of somewhere between 600 and 800 Angstroms.
Priority Claims (1)
Number |
Date |
Country |
Kind |
87115777 |
Sep 1998 |
TW |
|
US Referenced Citations (5)