The present invention relates to the field of power amplifiers. More particularly, the invention relates to a method and apparatus for implementing a Voltage Enhancement Circuit (VEC™) circuit as an Integrated Circuit (IC).
The technique of eXcess eNvelope eNhancement (XNN®) for power amplifiers (PA) is a simplified type of Envelope Tracking (ET), which is a solution for efficient enhancement and power boost of WiFi and WiMAX power amplifiers, as disclosed by U.S. Pat. No. 6,437,641.
A Voltage Enhancement Circuit (VEC™), as disclosed, for example, in U.S. Pat. No. 6,831,519 modulates the supply voltage of power amplifiers as part of the XNN® solution. Appropriate modulation of the supply voltage prevents saturation of power amplifiers while amplifying signals that exceed a predefined programmable threshold. However, the implementation of the circuits disclosed in the above patents are more suitable for using discrete components.
All the methods described above have not yet provided satisfactory solutions to the problem of providing robust implementation a VEC™ in a VLSI chip while overcoming the manufacturing process variations and the chip interactions with other PA system parts.
It is an object of the present invention to propose a method and circuitry for providing robust implementation a VEC™ in a VLSI chip, while overcoming problems that are related to manufacturing process variations and the chip's interactions with other PA system parts.
It is another object of the present invention to propose a method for providing an implementation of a VEC™ in a VLSI chip, while maintaining a relatively fast response time.
Other objects and advantages of the invention will become apparent as the description proceeds.
The present invention is directed to a Voltage Enhancement Circuitry (VEC) for amplifiers, suitable of being implemented as an Integrated Circuit (IC), that comprises:
The circuitry may further comprise a coupling capacitor and an RF transformer, through which the enhancement power is fed to DC feeding input of the amplifier and/or apparatus for feeding enhancement power to the transformer's primary port through a DC/DC converter and a DC/DC filter. The threshold programming module may further comprise contacts for connecting an external resistor or a programmable current source, for externally adjusting the threshold level.
The Upper Valve (UV) of the VEC driver further may comprise a feedback with components that are implemented externally to the chip that consists of a combination of parallely connected capacitor and resistor, for controlling the gain of the VEC driver by tracking changes in the level of enhancement.
The VEC driver may further comprise two separate fast drive circuits for driving its Lower and Upper Valves through two separate fast drive paths, thereby reducing the response time of the VEC driver with an improved control of the gain of the VEC.
The above and other characteristics and advantages of the invention will be better understood through the following illustrative and non-limitative detailed description of preferred embodiments thereof, with reference to the appended drawings, wherein:
Robust implementation of the VEC™ in a VLSI chip is a major challenge, considering the process variations and the chip interactions with other PA system parts. External adjustment of VEC™ controlled blocks may be used to overcome this problem. This may be performed by passing a small-calibration current from the chip through an adjustment resistor. The voltage drop over this resistor is the regulating parameter that is read by the chip.
A typical implementation of XNN® PA is illustrated in
VEC™ Chip Implementation
There are several options for EC implementation. They include one configuration called Voltage Enhancement Circuitry (VEC™) using an inductor, or a diode or a FET instead of an inductor. In another and more advanced configuration enhancement is performed using both a voltage and a current source with two inductors, and is called Dual Enhancement Circuitry (DEC). Both VEC and DEC are employed in addition to a crucial coupling capacitor. It was found that the DEC configuration can achieve superior performance, particularly when using two inductors that can be wound on a single core, thus forming a transformer (shown in
The basic VEC™ and the DEC differ mainly in the out-of-chip components. In addition, DEC needs a DC/DC converter as a current source. The basic VEC™ needs a much larger and faster output stage to be able to match the DEC spectral content, Error Vector Magnitude (EVM) and efficiency performance. It is worthwhile to design different chips for each EC option.
In a basic VEC™ chip the current of the output stage's upper transistor called the Upper Valve (UV) should be twice as specified. A DEC chip can be implemented using conventional 0.5 μm CMOS technology. The DC/DC block as well as the DC/DC filter and inductor can be sometimes omitted. Implementing this chip may require more advanced technology, such as BiCMOS, SiGe or GaAs.
Internal Block Typical Implementation
I-Boost
Threshold Programming
DC Biases and Control
The discrete implementation of the VEC™ chip contains some AC coupling capacitors. Those capacitors are too large for a VLSI implementation and cannot be implemented inside the chip. In addition, they may cause memory effects that influence system performance. Therefore, elimination of those capacitors is required, for example by using current controlled bias circuits.
The VEC™ Driver
The VEC™ driver is the core of the VEC™ circuit. It contains a push-pull stage that enhances the voltage upon demand and supplies the extra current needed to the PA during the enhancement period. The lower transistor, called the Lower Valve (LV), is usually implemented by using an N-type FET transistor. The upper transistor, in that configuration, may be implemented by using any kind of transistor: N-Type or P-Type Bipolar transistor a FET. Alternatively, it can be even omitted. One major difference between the VEC™ driver output stage and conventional push-pull configuration is that the VEC™ driver has a very low output resistance (Rdson) while in inactive mode. This resistance is changing linearly with the input control signal while entering into the active mode above a certain threshold. This feature is necessary to ensure a proper DC supply voltage to the PA when the VEC™ is inactive in order to limit the memory effect.
The above examples and description have of course been provided only for the purpose of illustration, and are not intended to limit the invention in any way. As will be appreciated by the skilled person, the invention can be carried out in a great variety of ways, employing more than one technique from those described above, all without exceeding the scope of the invention.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/IL2006/000598 | 5/21/2006 | WO | 00 | 12/31/2007 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2006/123350 | 11/23/2006 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
6437641 | Bar-David | Aug 2002 | B1 |
6492867 | Bar-David | Dec 2002 | B2 |
6566944 | Pehlke | May 2003 | B1 |
6831519 | Bar-David | Dec 2004 | B2 |
6985039 | Bar-David et al. | Jan 2006 | B2 |
7193470 | Lee et al. | Mar 2007 | B2 |
7405618 | Lee et al. | Jul 2008 | B2 |
7420415 | Lee et al. | Sep 2008 | B2 |
20020153940 | Wurcer | Oct 2002 | A1 |
20040251968 | Bar-David | Dec 2004 | A1 |
20050057308 | Veinblat | Mar 2005 | A1 |
Number | Date | Country |
---|---|---|
0963039 | Dec 1999 | EP |
0969593 | Jan 2000 | EP |
2279779 | Jan 1995 | GB |
WO02097972 | Dec 2002 | WO |
Number | Date | Country | |
---|---|---|---|
20090278605 A1 | Nov 2009 | US |