Patent Grant
10283694
Superconducting integrated circuits (ICs) based on Josephson junctions (JJs) are capable of operation with very low power and high speed, orders of magnitude beyond those possible using conventional semiconducting circuits. Recently, superconducting single flux quantum (SFQ) circuits have progressed to even lower power versions with zero-static power dissipation (Mukhanov, U.S. Pat. No. 8,571,614; Herr, U.S. Pat. No. 7,852,106), making them highly competitive for application in next generation energy-efficient computing systems. However, the practical realization of superconducting digital circuits for high-end computing requires a significant increase in circuit complexity and gate density. Conventional SFQ integrated circuit fabrication technology has been proven to deliver SFQ digital ICs with more than 10,000 JJs per die, using a fabrication process with just 4 superconducting niobium (Nb) layers and relatively coarse (1.0 μm) lithography with 1.5-2 μm minimum JJ size, without layer planarization. Further increase in integration density and scale of superconducting ICs requires finer lithography to reduce the size of all circuit components including JJs, vias, thin-film inductors, thin-film resistors, and interconnects. Note that this is a different application than superconducting quantum computing based on similar JJs, for which the required circuit complexity is significantly less, but the operating temperature is much lower (see, e.g., Ladizinsky, US20110089405).
The biggest gain in the IC integration scale can be achieved by adding more superconducting layers using layer planarization, which becomes essential to avoid problems associated with lines over edges. Hinode (U.S. Pat. No. 7,081,417) has demonstrated up to 10 Nb layers with submicron JJ size using planarization based on chemical mechanical polishing (CMP). CMP is generally the rate-limiting step in the overall process, and can also lead to contamination, given that it is a wet process that may generate particulate residues. Another known problem with CMP is that the layer planarization rate may depend on the detailed pattern and scale of the devices in a given layer, and may therefore vary within a layer and between layers. One solution to this problem is to incorporate standard dummy patterns in sparsely populated regions (see, e.g., Chen, U.S. Pat. No. 7,235,424). In contrast, Hinode developed a process without such dummy patterns, but using an inverted mask and etching to create a narrow standard “Caldera” (or crater edge) at all edges. Overall, this creates structures that are largely independent of pattern and scale, permitting control and uniformity of the CMP process.
In order to obtain the greatest increase in circuit density by adding superconducting layers, one needs stackable vias (or plugs) allowing connection between multiple metal layers with minimal parasitic inductance, while not compromising circuit area. This has been a difficult problem requiring the development of special fabrication techniques (e.g., Tolpygo, U.S. Pat. Nos. 8,301,214; 8,437,818).
In general, any fully planarized process requires one step of planarization (using, e.g., CMP) for each patternable layer. For example, consider a basic wiring bi-layer such as that shown in
The art fails to provide a multi-layer planarization process that requires only a single step of chemical mechanical polishing for each wiring bi-layer.
Planarized superconducting circuit technology is discussed in:
Each of the foregoing references and patent documents is expressly incorporated herein by reference in its entirety.
The planarized fabrication process technique of the present technology features pattern-independent interlayer dielectric planarization. This technique allows faster planarization with integrated stackable via-plugs. Further, it can be combined with legacy non-planarized layers above a planarized base. It is further referred to as Rapid Integrated Planarized Process for Layer Extension (RIPPLE).
One embodiment of the process is summarized in
The next step is removing residual aluminum. This can be accomplished by using either wet-etch or dry-etch process. A reliable wet etch process uses ion-free metal developer at an etch rate of 5 nm/min, while a dry etch can be done either by inductively coupled plasma reactive ion etch (RIE) in chlorine chemistry, or by ion beam milling. Note that the 10 nm of Al left between the two Nb layers in the via does not degrade the superconductivity in the via during circuit operation, since the thin Al is induced into the superconducting state by the Nb on both sides.
The next step is patterning the metallic wires in the lower Nb layer, using pattern Mn1, after the top Nb via has already been defined, completing the reversal of the standard process. There is no planarized intermediate step of the type shown in
The next step is a deposition of a 200 nm interlayer dielectric (SiO2), done with PECVD (
In the next step, a mask, In1c, complementary to via mask In1, is used to pattern and remove SiO2 from the top of via plugs (
This sequence can be repeated for any given number of wiring layers, thus producing reliable fabrication process extension. A key advantage of this approach is that it is fully compatible with all designs made for the legacy 4-layer non-planarized process.
An alternative embodiment of the new process (
These are representative examples of the RIPPLE process, and others are also possible. The key is to require only a single CMP step for each wiring bi-layer in a process that can be extended to an arbitrary number of such bi-layers with small stacked vias between them, that can be scaled to arbitrarily small dimensions, while maintaining the possibility of non-planarized layers on top.
It is therefore an object to provide a planarized integrated circuit on a substrate, comprising: at least one planarized layer, and preferably a plurality of planarized layers formed successively on the substrate, each respective layer comprising: an electrically conductive layer; an electrically conductive via layer adjacent to the electrically conductive layer; wherein the electrically conductive via layer adjacent to the electrically conductive layer is patterned into a set of vias which define a set of vertically extending structures which electrically interconnect with conductive structures of an adjacent layer, and the electrically conductive layer is patterned into a set of wires by removal of the surrounding portions of the electrically conductive layer, with the set of vertically extending structures extending above the set of wires; and a planarized insulating layer formed over the set of wires and the set of vias, such that upper portions of the set of vertically extending structures are exposed through the planarized insulating layer.
It is also an object to provide a method of forming a planarized integrated circuit on a substrate, comprising a planarized layer, and preferably a series of successive planarized layers, comprising: forming an electrically conductive layer; forming an electrically conductive via layer; patterning the via layer into a set of vias; after patterning the electrically conductive via layer, patterning the electrically conductive layer into a set of wires, wherein portions where the set of vias coincide in a plane of the planarized layer with the set of wires define vertically extending conductive structures configured to provide a conductive path between the set of wires of the respective layer and a set of wires of an adjacent layer; forming an insulating layer surrounding the set of wires and the set of vias; and planarizing the insulating layer such that portions of the vertically extending structures are exposed and the set of wires is covered.
The electrically conductive layer may be covered with an etch stop layer, and the electrically conductive via layer formed over the etch stop layer, the electrically conductive via layer formed over the etch stop layer being patterned into the set of vias exposing the etch stop layer surrounding the set of vias, and the electrically conductive layer is subsequently patterned into a set of wires by removal of the surrounding portions of the etch stop layer and electrically conductive layer, such that portions of the electrically conductive via layer are exposed through the planarized insulating layer.
The electrically conductive layer and the electrically conductive via layer may each be formed of a cryogenically superconductive material, and the etch stop layer formed of a material susceptible to induced superconductivity by proximity to the cryogenically superconductive material at cryogenic temperatures. The etch stop layer may comprise aluminum.
The electrically conductive layer may alternately be formed over the set of vias formed by patterning the electrically conductive via layer, the electrically conductive layer being patterned into the set of wires superposed on the set of vias, such that portions of the set of wires which overlie the set of vias form tops of the vertically extending structures which are exposed through the planarized insulating layer.
At least one of the electrically conductive layer and the electrically conductive via layer may comprise a niobium-based superconductive material.
The insulating layer may comprise silicon dioxide.
The integrated circuit may further comprise at least one non-planarized circuit layer lying above at least one planarized layer.
The integrated circuit may further comprise at least one Josephson junction formed within a planarized layer or a non-planarized layer formed on top of the planarized layers, electrically connected to the set of wires.
The integrated circuit may further comprise a single-flux-quantum circuit formed within a planarized layer or a non-planarized layer, electrically connected to the set of wires.
A minimum transverse dimension of a conductive wire may be less than 1 micron.
At least one conductive layer may comprise a ground plane.
At least 10 planarized layers may be present.
The method may further comprise depositing the electrically conductive layer on a planarized surface of a preceding layer, forming an etch stop layer on the electrically conductive layer, and forming the electrically conductive via layer over the etch stop layer, wherein the electrically conductive via layer is initially patterned to expose the etch stop layer surrounding the set of vias, and the portions of the etch stop layer and electrically conductive layer surrounding the set of wires are subsequently removed, such that the set of vias comprise the vertically extending structures.
The electrically conductive layer and the electrically conductive via layer may each be independently formed of a cryogenically superconductive material, and the etch stop layer may be formed of a material susceptible to induced superconductivity by proximity to the cryogenically superconductive material at cryogenic temperatures.
The method may further comprise depositing the electrically conductive via layer on a planarized surface of a preceding layer, patterning the electrically conductive via layer to form the set of vias, forming the electrically conductive layer over the formed set of vias, and patterning the electrically conductive layer formed over the set of vias, wherein portions of the electrically conductive layer which are superposed on the set of vias comprise the vertically extending structures.
The planarizing may comprise chemical-mechanical polishing.
The integrated circuit may be formed with a various number of successive planarized layers, e.g., 1, or 2, or 3, or 4, or 5, or 6, or 7, or 8, or 9, or 10, or 11, or 12, or 13, or 14, or 15, or 16, or more successive planarized layers.
At least one of the electrically conductive layer, the electrically conductive via layer, and an optional etch stop layer formed on the electrically conductive layer may be deposited using sputtering. The insulating layer may be deposited by plasma enhanced chemical vapor deposition. At least one of the electrically conductive layer and the electrically conductive via layer may be patterned by reactive ion etching.
The method may further comprise creating narrow peaks around edges of the insulating layer, to provide a pattern-independent planarization of the insulating layer.
The electrically conductive layer and the electrically conductive via layer may each be formed of a cryogenically superconductive material, optionally separated by a layer which is inducible to superconductivity by proximity to cryogenically superconductive material under cryogenic conditions.
A further object provides a planarized integrated circuit having a substrate, comprising at least one planarized layer formed on the substrate, a respective planarized layer comprising:
at least two layers of cryogenically superconductive material, a wiring layer patterned to provide lateral conductive pathways in a plane of a respective layer, and a via layer patterned to provide vertically conductive pathways between adjacent layers, wherein the via layer is patterned prior to the wiring layer such that a respective via comprises a stack of the electrically conductive via layer and the electrically conductive layer to having a height above a surrounding portion of the wiring layer; and
an insulating layer formed over the at least two layers, covering the wiring layer, wherein the insulating layer is planarized to expose an upper portion of the stacks of electrically conductive via layer and the electrically conductive layer.
The electrically conductive via layer and the electrically conductive layer may each be formed of a cryogenically superconducting material, having an optional induced superconductivity layer therebetween, the integrated circuit further comprising a least two Josephson junctions electrically communicating through at least one wiring layer. The Josephson junctions may be formed in different layers, or the same layer, and the layer(s) in which they are formed may be planarized or non-planarized. For example, the Josephson junctions may be formed on an upper set of layers which are non-planarized, formed over a stable of planarized wiring layers, which may include various passive components, such as resistors and inductors, in addition to the set of wires.
The details of a known Hypres Inc. (Elmsford N.Y.) the process flow will be described by following the cross-section of a biased, shunted Josephson junction as it made layer-by-layer. The layout of this is given in
The process starts with a bare 150 mm diameter oxidized silicon wafer by deposition the first Nb metal layer (M0). Of course, other substrates may be used. Typically, the substrate is planarized before the first step, and indeed, may be a planarized circuit formed from preceding manufacturing steps.
The deposition is done in a cryo-pumped chamber to a pressure of about 10−7 Torr. Magnetron sputtering is used for deposition, where the wafer is scanned under the target at constant speed. Both the scan speed and the chamber pressure are adjusted to get the required film thickness growing without stress. At 3 kW power the wafer is scanned at 20 cm/sec to make a film of thickness 1000 Å for M0 at a stress-free chamber pressure of 17 mTorr. After deposition the Nb thin film is patterned using the M0-mask, a dark field mask and a positive photoresist AZ5214-E IR. The pattern is transferred to the thin film after etching it in end-point-detected SF6 plasma RIE. Following etching, the resist and etch by-products are stripped and cleared by wet processing. The final cross section after the completion of the first layer is given in
The following describes the 11 layers of the standard Hypres Inc. (Elmsford N.Y.) legacy (non-planarized) fabrication process, according to a preferred embodiment:
1.1 M0—the First Niobium Superconductor Layer.
The first Niobium superconductor layer is grown to a thickness of 1000 ű10% and the film's sheet resistance at room temperature is 1.90±0.2Ω/□. In a circuit this layer is used as grounding and most of the return current flows through it. To reduce the effect of ground current induced magnetic field interference to the operation of the circuit, a number of holes and moats are included in this layer. Holes and moats can have a minimum size of 2×2 μm and a bias (0.25±0.25) μm and a minimum spacing of 3 μm between them.
1.2 I0—Interlayer Dielectric Between M0 and M1.
The interlayer dielectric between M0 and M1 is PECVD deposited SiO2 insulator of thickness 1500 ű10% with a specific capacitance of 0.277 fF/μm2±20%. Contact to M0 is through I0 vias with a minimum size of 2×2 μm and a bias (0.30±0.25) μm. The alignment tolerance of I0 to M0 is ±0.25 μm.
1.3 I1C—Niobium Superconductor Counter Electrode of the Tri-Layer.
The Niobium superconductor counter electrode of the tri-layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10−9 T. It is grown to a thickness of 500 ű10%. Junctions are defined in this layer by using a Clearfield mask I1C. The alignment tolerance of I1C to M0 and/or I0 is ±0.25 μm. After the counter electrode is etched in SF6 plasma, the wafer is anodized.
1.4 A1—Al2O3/Nb2O5 Double Layer
The A1—Al2O3/Nb2O5 double layer is grown by anodization after RIE of the base electrode by applying a constant voltage of about 28 mV and 700 mA initial current forming a double protecting layer of Al2O3 and Nb2O5. The thickness of the bi-layer is about 560 ű10%. After A1 definition the remaining bi-layer surrounds the Josephson junctions by about 0.5 μm. A1 is aligned to I1C with an alignment tolerance of ±0.25 μm.
1.5 M1—Niobium Superconductor Counter Electrode of the Tri-Layer.
The Niobium superconductor counter electrode of the tri-layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10−9 T. It is grown to a thickness of 1500 ű10% and the film's sheet resistance at room temperature is 1.70±0.2Ω/□. Most circuit inductances are defined in this layer by micro-strip lines with M0 as ground plane and M2 for double ground plane. A specific inductance of 0.487±0.007 pH with a fringing factor of 0.54±0.13 μm. Minimum line width 2 μm and a bias (−0.30±0.25) μm. The alignment tolerance of M1 to M0 and/or I0 is ±0.25 μm.
1.6 R2—Molybdenum Resistor Material.
The Molybdenum resistor material is deposited by magnetron sputtering in a load locked; cryo-pumped chamber with a base pressure of 1×10−7 T right after the first part of the I1B1 dielectric is deposited. It is grown to a thickness of 750 ű10% and the film's sheet resistance at room temperature is 1.95±0.1Ω/□ and is reduced to 1.0±0.1Ω/□ at 4.2 K. Minimum line width allowed is 2 μm and a bias (−0.2±0.25) μm. This bias is corrected on the mask. Shunt and bias resistors are defined in this layer. The alignment tolerance of R2 to I1A is ±0.25 μm.
1.7 I1B—Interlayer Dielectric Between Tri-Layer and R2-I1B1; Tri-Layer and M2-I1B2.
I1B1 and I1B2 are PECVD deposited SiO2 insulator of thickness 2000 ű20% with a specific capacitance of 0.416 fF/μm2±20%. Contact to M1 and I1A is through I1B vias with a minimum size of 2 μm and a bias (0.20±0.25)μm. The alignment tolerance of I1B to I1A is ±0.1 μm.
1.8 M2—Niobium Superconductor Material.
The Niobium superconductor material is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10−7 T. It is grown to a thickness of 3000 ű10% and the film's sheet resistance at room temperature is 1.60 Ω/□±10%. Minimum line width 2 μm and a minimum gap between lines of 2.5 μm and a bias of (−0.5±0.25) μm. The alignment tolerance of M2 to I1B is ±0.25 μm. This layer is mainly used for wiring, as an inductor with M0 as a ground plane and M3 for double ground plane. A specific inductance of 0.67±0.01 pH/□ and Josephson penetration and a fringing factor of 0.98±0.19 μm.
1.9 I2—Interlayer Dielectric Between M2 and M3.
The interlayer dielectric between M2 and M3 is PECVD deposited SiO2 insulator of thickness 5000 ű10% with a specific capacitance of 0.08 fF/μm2±20%. Contact to M2 is through I2 vias with a minimum size of 2×2 μm and a bias (0.20±0.25) μm. The alignment tolerance of I2 to M2 is ±0.25 μm.
1.10 M3—Niobium Superconductor Material.
The Niobium superconductor material layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10−7 T. It is grown to a thickness of 6000 ű10% and the film's sheet resistance at room temperature is 0.60 Ω/□±10%. Minimum line width 2 μm and a minimum gap between lines of 2.5 μm and a bias of (−0.75±0.25) μm. The alignment tolerance of M3 to 12 is ±0.5 μm. This layer is mainly used for wiring and as an inductor with M0 as a ground plane. A specific inductance of 1.26±0.02 pH/□ and a fringing factor of 1.9±0.1 μm.
1.11 R3—Titanium/Palladium/Gold (Ti/Pl/Au) Resistor Material.
The Titanium/Palladium/Gold (Ti/Pl/Au) resistor material is deposited by electron beam evaporation in a cryo-pumped chamber with a base pressure of 1×10−7 T. It is grown to a thickness of (300/1000/2000 Å)±10% and the film's sheet resistance at room temperature is 0.23±0.05Ω/□ and is reduce to 0.15±0.05Ω/□ at 4.2 K. Minimum line width 2 μm. Contact pads are defined in this layer. The alignment tolerance of R3 to M3 is ±0.5 μm.
The RIPPLE process described below represents one embodiment of the new process for extending prior superconducting fabrication processes.
The Acronym RIPPLE stands for:
Rapid: One deposition and CMP less (˜20% less time per layer)
Integrated: to the current standard process, by adding new wiring layers under the ground plane of the old 4-layer Process
Planarization
Process: Modified “Caldera” process (K. Hinode, et al., Physica C 412-414 (2004) 1437-1441)
Layer
Extension: Easily extendible 4+n, (n=2 has been successfully demonstrated)
All the new superconducting metal layers labeled Mn1, Mn2, Mn3 . . . are placed below the ground plane of the current process—M0. The interconnect between the layers is done through Plugs labeled In1, In2, In3 . . . . The Mnx/Inx duo is deposited at one go with a thin layer of Aluminum separating them. Although Aluminum is not superconducting at 4.2 K, the sub-nanometer thickness renders it superconducting because of the proximity effect. Once the thin film deposition of the now three layers (Mnx-Al-Inx) is done and the both the Plug and superconducting metal layer are defined through a fabrication process that involves: photolithography and reactive ion etch of the Plug; wet chemical or ion beam milling of the Aluminum; photolithography and reactive ion etch of the superconducting metal layer. The respective interlayer dielectric are deposited and partially planarized by photolithography followed by reactive ion etch. By design the photolithography is done in such a way that it leaves a rim of dielectric (20 nm wide) on the perimeter of the superconducting metal and its plug. This insures a uniform dielectric roughness throughout enabling the next process to be pattern independent. The chemical mechanical polishing is thus pattern independent and hence very uniform across the entire wafer. The technology level based on the integration level is now as follows:
1) RIPPLE-0 A process where the M0 ground plane of the legacy process is planarized with 4 superconducting layers.
2) RIPPLE-1 A process where Mn1 to M0 layers are planarized with 5 superconducting metal layers.
3) RIPPLE-2 A process where Mn2 to M0 layers are planarized with 6 superconducting metal layers.
4) RIPPLE-4 A process where Mn4 to M0 layers are planarized with 8 superconducting metal layers.
5) RIPPLE-6 A process where Mn6 to M0 layers are planarized with 10 superconducting metal layers.
6) RIPPLE-8 A process where Mn8 to M0 layers are planarized with 12 superconducting metal layers
A RIPPLE-7 process where Mn8 to M0 layers are planarized is illustrated in
2.1 Advantages of Ripple
1) Rapid: It is estimated that it is 20% faster than a process that would could accomplish similar results by processing one layer at a time, for example CALDERA process. See, Fourie, Coenrad; Xizhu Peng; Takahashi, Akitomo; Yoshikawa, Nobuyuki, “Modeling and calibration of ADP process for inductance calculation with InductEx,” Superconductive Electronics Conference (ISEC), 2013 IEEE 14th International, vol., no., pp. 1, 3, 7-11 Jul. 2013, doi: 10.1109/ISEC.2013.6604270, expressly incorporated herein by reference. This is because the superconducting wiring layer and the plug that connects it to the subsequent layer are processed in parallel.
2) Easily to implement and increase the integration level of superconducting electronic circuits. All the new layers are “underground layers” with no effect to the layers on the top. They are underground because they go under the M0 layer of the legacy process which is mainly used for grounding.
3) The Chemical Mechanical polishing part of the process has been optimized and made easy to implement by rendering it pattern independent.
4) Easily extendible, Since they same basic process is used to define all the underground layers, as a result it is easy to accommodate designs that require more layers.
5) It can be adopted to define self-aligned Josephson junctions
2.2 Ripple Process Details:
2.2.1 Mnx/Inx—Superconducting Metal Layer and Plugs Deposition (Nb—Al—Nb)
This is the first step in increasing the integration level of superconducting electronics circuits. The Niobium-Aluminum-Niobium trilayer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10−7 T. The Niobium metal layer are grown to a thickness of 2000 ű10% each with a 100 ű10% Aluminum in between. The film's sheet resistance at room temperature is 0.54Ω/□±10%. Minimum line width 0.8 μm and a minimum gap between lines of 0.5 μm and a bias of (−0.20±0.20) μm. This layer can be used for wiring interconnects, passive transmission lines and inductors.
2.2.1.1 Pattern Inx (“Plugs”), Reactive Ion Etch (Al as an Etch-Stop)
After deposition of the tri-layer, the first step is to pattern the Plug as illustrated in
2.2.1.2 Al Removal (Wet Etch or Anodization/Mill)
The next step is to remove the aluminum etch stop either by means of wet etch, anodization or milling.
2.2.2 Pattern #2—Mnx, Reactive Ion Etch
Then photolithography is done to define the Mnx superconducting metal layer, as illustrated in
2.2.3 First Interlayer Dielectric (SiO2) Deposition (PECVD)
Then SiO2 interlayer dielectric is a plasma enhanced chemical vapor deposition (PECVD) layer formed having a thickness equal to Mnx of 2000 ű10% with a specific capacitance of 0.24 fF/μm2±20%. The resulting profile is illustrated in
2.2.3.1 Pattern #2 (with 0.2-um Bias) SiO2 Planarization (RIE)
The respective interlayer dielectric are deposited and partially planarized by photolithography followed by reactive ion etch. By design the photolithography is done in such a way that it leaves a rim of dielectric (20 nm wide) on the perimeter of the superconducting metal and its plug. All dielectric layers are etched in a CHF3 and O2 plasma, 8 sccm of O2 and 45 sccm of CHF3 is flown into the chamber held at a pressure of 13.33 Pa. Etching is done at 150 W RF power and the temperature on the back of the wafer is kept controlled by a chiller set to about 11° C. The resulting cross section is shown in
2.2.4 SiO2 Deposition (PECVD)
Then SiO2 interlayer dielectric is plasma enhance chemical vapor deposited (PECVD) thickness equal to Inx of 2000 ű10% with a specific capacitance of 0.24 fF/μm2±20%. The resulting profile is illustrated in
2.2.4.1 Pattern #1 (with 0.2-um Bias), SiO2 Planarization (RIE)
Then photolithography is done in the same manner as pattern #1, the reactive ion etch is done in the same manner as the pattern #1, resulting in features illustrated in
2.2.5 SiO2 Planarization (CMP)
The final, but not the least step is one that takes care of the residual interlayer dielectric on the perimeter of the metals and the plugs by chemical mechanical polishing, resulting in a structure illustrated in
The RIPPLE process above starts with deposition of a Nb/Al/Nb trilayer, where the Al act as an etch stop. This, of course, requires later steps for the removal of this etch stop layer. An alternative embodiment of the process is also presented in
These are representative examples of the RIPPLE process, and others are also possible. The key is to pattern the vias before the wiring, which requires only a single CMP step for each wiring bi-layer in a process that can be extended to an arbitrary number of such bi-layers with small stacked vias between them.
The above description of illustrated embodiments is not intended to be exhaustive or to limit the embodiments to the precise forms disclosed. Although specific embodiments and examples are described herein for illustrative purposes, various equivalent modifications can be made without departing from the spirit and scope of the disclosure, as will be recognized by those skilled in the relevant art. The teachings provided herein of the various embodiments can be applied to other electronic systems, methods and apparatus, not necessarily the exemplary electronic systems, methods and apparatus generally described above.
As will be apparent to those skilled in the art, the various embodiments described above can be combined to provide further embodiments. Aspects of the present systems, methods and apparatus can be modified, if necessary, to employ systems, methods, apparatus and concepts of the various patents, applications and publications to provide yet further embodiments of the invention. For example, the various systems, methods and apparatus may include a different number of metal or dielectric layers than set out in the illustrated embodiments, such as three or more metal layers and two or more insulating dielectric layers alternating with the metal layers, the layers may be disposed in a different order or area, or the embodiments may omit some elements, and/or employ additional elements.
All of the U.S. patents, U.S. patent application publications, U.S. patent applications, referred to in this specification are incorporated herein by reference, in their entirety and for all purposes. Aspects of the embodiments can be modified, if necessary, to employ systems, circuits and concepts of the various patents, applications and publications to provide yet further embodiments.
These and other changes can be made to the present systems, methods and apparatus in light of the above description. In general, in the following claims, the terms used should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the invention is not limited by the disclosure, but instead its scope is to be determined entirely by the following claims.
The present application is Division of U.S. patent application Ser. No. 14/508,514, filed Oct. 7, 2014, now U.S. Pat. No. 9,741,918, issued Aug. 22, 2017, which is a non-provisional of, and claims benefit of priority under 35 U.S.C. § 119(e) from, U.S. Provisional Patent Application No. 61/887,919, filed Oct. 7, 2013, each of which is expressly incorporated herein by reference in their entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4075756 | Kircher et al. | Feb 1978 | A |
| 4418095 | Young et al. | Nov 1983 | A |
| 4437227 | Flannery et al. | Mar 1984 | A |
| 4448800 | Ehara et al. | May 1984 | A |
| 4456506 | Stein et al. | Jun 1984 | A |
| 4486464 | Young | Dec 1984 | A |
| 4533624 | Sheppard | Aug 1985 | A |
| 4837604 | Faris | Jun 1989 | A |
| 4904619 | Yamada et al. | Feb 1990 | A |
| 5049543 | Van Der Kolk et al. | Sep 1991 | A |
| 5055158 | Gallagher et al. | Oct 1991 | A |
| 5059448 | Chandra et al. | Oct 1991 | A |
| 5063267 | Hanneman et al. | Nov 1991 | A |
| 5091162 | Frye et al. | Feb 1992 | A |
| 5104848 | Miedema et al. | Apr 1992 | A |
| 5118530 | Hanneman et al. | Jun 1992 | A |
| 5173620 | Fujimaki et al. | Dec 1992 | A |
| 5229360 | Shiga et al. | Jul 1993 | A |
| 5246782 | Kennedy et al. | Sep 1993 | A |
| 5246885 | Braren et al. | Sep 1993 | A |
| 5256636 | Wellstood et al. | Oct 1993 | A |
| 5262201 | Chandra et al. | Oct 1993 | A |
| 5276639 | Inoue | Jan 1994 | A |
| 5291035 | Wellstood et al. | Mar 1994 | A |
| 5298875 | Laibowitz et al. | Mar 1994 | A |
| 5322817 | James et al. | Jun 1994 | A |
| 5326988 | Ishida | Jul 1994 | A |
| 5347086 | Potter et al. | Sep 1994 | A |
| 5365476 | Mukhanov | Nov 1994 | A |
| 5388068 | Ghoshal et al. | Feb 1995 | A |
| 5399546 | Nakamura et al. | Mar 1995 | A |
| 5407903 | Nakamura et al. | Mar 1995 | A |
| 5409777 | Kennedy et al. | Apr 1995 | A |
| 5413982 | Inada et al. | Apr 1995 | A |
| 5434127 | Nakamura et al. | Jul 1995 | A |
| 5436029 | Ballance et al. | Jul 1995 | A |
| 5439875 | Tanaka et al. | Aug 1995 | A |
| 5462918 | Nakamura et al. | Oct 1995 | A |
| 5462919 | Tanaka et al. | Oct 1995 | A |
| 5471069 | Nakamura et al. | Nov 1995 | A |
| 5476719 | Sandell et al. | Dec 1995 | A |
| 5477061 | Morohashi | Dec 1995 | A |
| 5494891 | Nakamura et al. | Feb 1996 | A |
| 5506197 | Nakamura et al. | Apr 1996 | A |
| 5523686 | Kirtley et al. | Jun 1996 | A |
| 5529524 | Jones | Jun 1996 | A |
| 5539215 | Nakamura et al. | Jul 1996 | A |
| 5548181 | Jones | Aug 1996 | A |
| 5565695 | Johnson | Oct 1996 | A |
| 5566045 | Summerfelt et al. | Oct 1996 | A |
| 5574290 | You | Nov 1996 | A |
| 5576928 | Summerfelt et al. | Nov 1996 | A |
| 5581436 | Summerfelt et al. | Dec 1996 | A |
| 5587623 | Jones | Dec 1996 | A |
| 5609925 | Camilletti et al. | Mar 1997 | A |
| 5619097 | Jones | Apr 1997 | A |
| 5619393 | Summerfelt et al. | Apr 1997 | A |
| 5621223 | Nakamura et al. | Apr 1997 | A |
| 5625290 | You | Apr 1997 | A |
| 5629838 | Knight et al. | May 1997 | A |
| 5637555 | Nakamura et al. | Jun 1997 | A |
| 5689087 | Jack | Nov 1997 | A |
| 5710437 | Kurakado et al. | Jan 1998 | A |
| 5717222 | Nakamura et al. | Feb 1998 | A |
| 5730922 | Babb et al. | Mar 1998 | A |
| 5736456 | Akram | Apr 1998 | A |
| 5739084 | Nakamura et al. | Apr 1998 | A |
| 5742459 | Shen et al. | Apr 1998 | A |
| 5750474 | Sung et al. | May 1998 | A |
| 5753014 | Van Rijn | May 1998 | A |
| 5764567 | Parkin | Jun 1998 | A |
| 5776863 | Silver | Jul 1998 | A |
| 5786690 | Kirtley et al. | Jul 1998 | A |
| 5789346 | Nakamura et al. | Aug 1998 | A |
| 5801393 | Sung et al. | Sep 1998 | A |
| 5801984 | Parkin | Sep 1998 | A |
| 5818373 | Semenov et al. | Oct 1998 | A |
| 5820923 | Ballance et al. | Oct 1998 | A |
| 5840204 | Inada et al. | Nov 1998 | A |
| 5853808 | Arkles et al. | Dec 1998 | A |
| 5854492 | Chinone et al. | Dec 1998 | A |
| 5903058 | Akram | May 1999 | A |
| 5912503 | Chan et al. | Jun 1999 | A |
| 5923970 | Kirlin | Jul 1999 | A |
| 6016000 | Moslehi | Jan 2000 | A |
| 6023072 | Silver | Feb 2000 | A |
| 6051440 | Chan et al. | Apr 2000 | A |
| 6051846 | Burns et al. | Apr 2000 | A |
| 6072689 | Kirlin | Jun 2000 | A |
| 6110278 | Saxena | Aug 2000 | A |
| 6110392 | Kerber et al. | Aug 2000 | A |
| 6124198 | Moslehi | Sep 2000 | A |
| 6157329 | Lee et al. | Dec 2000 | A |
| 6165801 | Burns et al. | Dec 2000 | A |
| 6190998 | Bruel et al. | Feb 2001 | B1 |
| 6191073 | Hojczyk et al. | Feb 2001 | B1 |
| 6285050 | Emma et al. | Sep 2001 | B1 |
| 6306729 | Sakaguchi et al. | Oct 2001 | B1 |
| 6384423 | Kerber et al. | May 2002 | B1 |
| 6420251 | Elmadjian et al. | Jul 2002 | B1 |
| 6429095 | Sakaguchi et al. | Aug 2002 | B1 |
| 6517944 | Puzey et al. | Feb 2003 | B1 |
| 6528814 | Frank et al. | Mar 2003 | B1 |
| 6593212 | Kub et al. | Jul 2003 | B1 |
| 6600638 | Gill | Jul 2003 | B2 |
| 6604270 | Kincaid et al. | Aug 2003 | B2 |
| 6623355 | McClain et al. | Sep 2003 | B2 |
| 6624047 | Sakaguchi et al. | Sep 2003 | B1 |
| 6642608 | Hu | Nov 2003 | B1 |
| 6717845 | Saito et al. | Apr 2004 | B2 |
| 6728113 | Knight et al. | Apr 2004 | B1 |
| 6743078 | McClain et al. | Jun 2004 | B2 |
| 6777036 | Bravo Vasquez et al. | Aug 2004 | B2 |
| 6804146 | Johnson | Oct 2004 | B2 |
| 6807090 | Johnson | Oct 2004 | B2 |
| 6807094 | Saito et al. | Oct 2004 | B2 |
| 6809959 | Johnson | Oct 2004 | B2 |
| 6825106 | Gao et al. | Nov 2004 | B1 |
| 6849469 | Thuruthiyil et al. | Feb 2005 | B1 |
| 6852167 | Ahn | Feb 2005 | B2 |
| 6870761 | Johnson | Mar 2005 | B2 |
| 6911665 | Aoyagi et al. | Jun 2005 | B2 |
| 6916719 | Knight et al. | Jul 2005 | B1 |
| 6926921 | Stasiak et al. | Aug 2005 | B2 |
| 6946597 | Sager et al. | Sep 2005 | B2 |
| 6967154 | Meng et al. | Nov 2005 | B2 |
| 6975533 | Johnson | Dec 2005 | B2 |
| 6992344 | Coolbaugh et al. | Jan 2006 | B2 |
| 7019391 | Tran | Mar 2006 | B2 |
| 7042004 | Magnus et al. | May 2006 | B2 |
| 7042035 | Rinerson et al. | May 2006 | B2 |
| 7050329 | Johnson | May 2006 | B2 |
| 7064976 | Johnson | Jun 2006 | B2 |
| 7068535 | Johnson | Jun 2006 | B2 |
| 7081417 | Hinode et al. | Jul 2006 | B2 |
| 7106159 | Delamare et al. | Sep 2006 | B2 |
| 7115218 | Kydd et al. | Oct 2006 | B2 |
| 7129552 | Gao et al. | Oct 2006 | B2 |
| 7142078 | Rostaing et al. | Nov 2006 | B2 |
| 7160577 | Ahn et al. | Jan 2007 | B2 |
| 7161112 | Smith et al. | Jan 2007 | B2 |
| 7166816 | Chen et al. | Jan 2007 | B1 |
| 7215570 | Johnson | May 2007 | B2 |
| 7229745 | Lamarre | Jun 2007 | B2 |
| 7235424 | Chen et al. | Jun 2007 | B2 |
| 7259434 | Ahn et al. | Aug 2007 | B2 |
| 7269059 | Morise et al. | Sep 2007 | B2 |
| 7279686 | Schneiker | Oct 2007 | B2 |
| 7279732 | Meng et al. | Oct 2007 | B2 |
| 7311944 | Sambasivan et al. | Dec 2007 | B2 |
| 7319069 | Den et al. | Jan 2008 | B2 |
| 7323348 | Aoyagi et al. | Jan 2008 | B2 |
| 7330369 | Tran | Feb 2008 | B2 |
| 7338907 | Li et al. | Mar 2008 | B2 |
| 7339819 | Johnson | Mar 2008 | B2 |
| 7371698 | Moriya et al. | May 2008 | B2 |
| 7375417 | Tran | May 2008 | B2 |
| 7393699 | Tran | Jul 2008 | B2 |
| 7396741 | Mund et al. | Jul 2008 | B2 |
| 7397060 | Lung | Jul 2008 | B2 |
| 7410668 | Ahn | Aug 2008 | B2 |
| 7456421 | Lung | Nov 2008 | B2 |
| 7463512 | Lung | Dec 2008 | B2 |
| 7473576 | Lung | Jan 2009 | B2 |
| 7476587 | Lung | Jan 2009 | B2 |
| 7489537 | Tran | Feb 2009 | B2 |
| 7505310 | Nagasawa et al. | Mar 2009 | B2 |
| 7507519 | Toyoda | Mar 2009 | B2 |
| 7510664 | Carr | Mar 2009 | B2 |
| 7514367 | Lung et al. | Apr 2009 | B2 |
| 7527985 | Lai et al. | May 2009 | B2 |
| 7534647 | Lung | May 2009 | B2 |
| 7535035 | Baek et al. | May 2009 | B2 |
| 7541198 | Magnus et al. | Jun 2009 | B2 |
| 7541263 | Moriceau et al. | Jun 2009 | B2 |
| 7541558 | Smith et al. | Jun 2009 | B2 |
| 7554144 | Lai et al. | Jun 2009 | B2 |
| 7554161 | Ahn et al. | Jun 2009 | B2 |
| 7560337 | Ho et al. | Jul 2009 | B2 |
| 7569844 | Lung | Aug 2009 | B2 |
| 7595218 | Ho et al. | Sep 2009 | B2 |
| 7605079 | Lai et al. | Oct 2009 | B2 |
| 7630227 | Tran | Dec 2009 | B2 |
| 7638359 | Lung | Dec 2009 | B2 |
| 7642539 | Lung | Jan 2010 | B2 |
| 7646570 | Gill et al. | Jan 2010 | B2 |
| 7670646 | Ahn et al. | Mar 2010 | B2 |
| 7682868 | Lung | Mar 2010 | B2 |
| 7687938 | Bunyk et al. | Mar 2010 | B2 |
| 7696506 | Lung | Apr 2010 | B2 |
| 7697316 | Lai et al. | Apr 2010 | B2 |
| 7732003 | Toyoda | Jun 2010 | B2 |
| 7732800 | Lai et al. | Jun 2010 | B2 |
| 7741636 | Ho | Jun 2010 | B2 |
| 7749854 | Lung | Jul 2010 | B2 |
| 7755076 | Lung | Jul 2010 | B2 |
| 7759747 | Forbes et al. | Jul 2010 | B2 |
| 7786461 | Lung | Aug 2010 | B2 |
| 7816661 | Lai et al. | Oct 2010 | B2 |
| 7820997 | Lai et al. | Oct 2010 | B2 |
| 7821747 | Gill | Oct 2010 | B2 |
| 7852106 | Herr et al. | Dec 2010 | B2 |
| 7864560 | Tran | Jan 2011 | B2 |
| 7868539 | Ohara | Jan 2011 | B2 |
| 7869221 | Knight et al. | Jan 2011 | B2 |
| 7870087 | Macready et al. | Jan 2011 | B2 |
| 7872291 | Meng et al. | Jan 2011 | B2 |
| 7875493 | Lung | Jan 2011 | B2 |
| 7879645 | Lung et al. | Feb 2011 | B2 |
| 7884342 | Lung | Feb 2011 | B2 |
| 7902038 | Aspar et al. | Mar 2011 | B2 |
| 7932129 | Lung | Apr 2011 | B2 |
| 7956344 | Lung | Jun 2011 | B2 |
| 7972893 | Lai et al. | Jul 2011 | B2 |
| 7984012 | Coury et al. | Jul 2011 | B2 |
| 8003410 | Kerner et al. | Aug 2011 | B2 |
| 8026038 | Ogihara et al. | Sep 2011 | B2 |
| 8032474 | Macready et al. | Oct 2011 | B2 |
| 8039392 | Lai et al. | Oct 2011 | B2 |
| 8055318 | Kadin | Nov 2011 | B1 |
| 8062923 | Lung | Nov 2011 | B2 |
| 8076242 | Kim et al. | Dec 2011 | B2 |
| 8080440 | Lai et al. | Dec 2011 | B2 |
| 8084762 | Tran | Dec 2011 | B2 |
| 8106376 | Lai et al. | Jan 2012 | B2 |
| 8110456 | Lung | Feb 2012 | B2 |
| 8111541 | Lai et al. | Feb 2012 | B2 |
| 8114763 | Forbes et al. | Feb 2012 | B2 |
| 8119020 | Ito et al. | Feb 2012 | B2 |
| 8124426 | Gaidis | Feb 2012 | B2 |
| 8124906 | Holber et al. | Feb 2012 | B2 |
| 8138857 | Ding et al. | Mar 2012 | B2 |
| 8143150 | Jeong | Mar 2012 | B2 |
| 8158963 | Ho et al. | Apr 2012 | B2 |
| 8168291 | Shah et al. | May 2012 | B2 |
| 8178388 | Ho | May 2012 | B2 |
| 8188563 | Finkelstein et al. | May 2012 | B2 |
| 8189980 | Miyazaki et al. | May 2012 | B2 |
| 8193878 | Ding et al. | Jun 2012 | B2 |
| 8211833 | Gilbert et al. | Jul 2012 | B2 |
| 8237140 | Lung et al. | Aug 2012 | B2 |
| 8237148 | Lung | Aug 2012 | B2 |
| 8244662 | Coury et al. | Aug 2012 | B2 |
| 8247799 | Bunyk et al. | Aug 2012 | B2 |
| 8253320 | Nakanishi et al. | Aug 2012 | B2 |
| 8301214 | Tolpygo | Oct 2012 | B1 |
| 8324734 | Gaidis | Dec 2012 | B2 |
| 8330357 | Ohara | Dec 2012 | B2 |
| 8339030 | Nakanishi et al. | Dec 2012 | B2 |
| 8362576 | Meng et al. | Jan 2013 | B2 |
| 8383929 | Milshtein et al. | Feb 2013 | B2 |
| 8384060 | Ryoo et al. | Feb 2013 | B2 |
| 8404620 | Gilbert et al. | Mar 2013 | B2 |
| 8437818 | Tolpygo et al. | May 2013 | B1 |
| 8450716 | Tran | May 2013 | B2 |
| 8476988 | Ding et al. | Jul 2013 | B2 |
| 8508314 | Ding et al. | Aug 2013 | B2 |
| 8513637 | Lung | Aug 2013 | B2 |
| 8536566 | Johansson et al. | Sep 2013 | B2 |
| 8571614 | Mukhanov et al. | Oct 2013 | B1 |
| 8609593 | Gilbert et al. | Dec 2013 | B2 |
| 8653497 | Tran | Feb 2014 | B2 |
| 8759257 | Gilbert et al. | Jun 2014 | B2 |
| 8796181 | Gilbert et al. | Aug 2014 | B2 |
| 20020055323 | McClain et al. | May 2002 | A1 |
| 20020068419 | Sakaguchi et al. | Jun 2002 | A1 |
| 20020148560 | Carr | Oct 2002 | A1 |
| 20020197415 | Bravo Vasquez et al. | Dec 2002 | A1 |
| 20030194953 | McClain et al. | Oct 2003 | A1 |
| 20040053079 | Horibe et al. | Mar 2004 | A1 |
| 20040056335 | Aoyagi et al. | Mar 2004 | A1 |
| 20040061229 | Moslehi | Apr 2004 | A1 |
| 20040069991 | Dunn et al. | Apr 2004 | A1 |
| 20040071019 | Magnus et al. | Apr 2004 | A1 |
| 20040081751 | Nakanishi et al. | Apr 2004 | A1 |
| 20040151893 | Kydd et al. | Aug 2004 | A1 |
| 20040159869 | Rinerson et al. | Aug 2004 | A1 |
| 20040206267 | Sambasivan et al. | Oct 2004 | A1 |
| 20040222500 | Aspar et al. | Nov 2004 | A1 |
| 20040266209 | Hinode et al. | Dec 2004 | A1 |
| 20050002448 | Knight et al. | Jan 2005 | A1 |
| 20050042430 | Toyoda | Feb 2005 | A1 |
| 20050058840 | Toyoda | Mar 2005 | A1 |
| 20050092929 | Schneiker | May 2005 | A1 |
| 20050121068 | Sager et al. | Jun 2005 | A1 |
| 20050123674 | Stasiak et al. | Jun 2005 | A1 |
| 20050149002 | Wang et al. | Jul 2005 | A1 |
| 20050149169 | Wang et al. | Jul 2005 | A1 |
| 20050182482 | Wang et al. | Aug 2005 | A1 |
| 20050191763 | Aoyagi et al. | Sep 2005 | A1 |
| 20050197254 | Stasiak et al. | Sep 2005 | A1 |
| 20050218397 | Tran | Oct 2005 | A1 |
| 20050218398 | Tran | Oct 2005 | A1 |
| 20050230822 | Tran | Oct 2005 | A1 |
| 20050231855 | Tran | Oct 2005 | A1 |
| 20050237140 | Rostaing et al. | Oct 2005 | A1 |
| 20050240100 | Wang et al. | Oct 2005 | A1 |
| 20050244337 | Wang et al. | Nov 2005 | A1 |
| 20050261763 | Wang et al. | Nov 2005 | A1 |
| 20050267000 | Kerber | Dec 2005 | A1 |
| 20050277064 | Lamarre | Dec 2005 | A1 |
| 20050278020 | Wang et al. | Dec 2005 | A1 |
| 20060030074 | Mund et al. | Feb 2006 | A1 |
| 20060073706 | Li et al. | Apr 2006 | A1 |
| 20060097288 | Baek et al. | May 2006 | A1 |
| 20060138394 | Den et al. | Jun 2006 | A1 |
| 20060142853 | Wang et al. | Jun 2006 | A1 |
| 20060145326 | Tran | Jul 2006 | A1 |
| 20060162497 | Kodas et al. | Jul 2006 | A1 |
| 20060165898 | Kodas et al. | Jul 2006 | A1 |
| 20060165910 | Kodas et al. | Jul 2006 | A1 |
| 20060166057 | Kodas et al. | Jul 2006 | A1 |
| 20060255987 | Nagasawa et al. | Nov 2006 | A1 |
| 20060260674 | Tran | Nov 2006 | A1 |
| 20060264069 | Magnus et al. | Nov 2006 | A1 |
| 20060270082 | Moriya et al. | Nov 2006 | A1 |
| 20060284158 | Lung et al. | Dec 2006 | A1 |
| 20060286743 | Lung et al. | Dec 2006 | A1 |
| 20070108429 | Lung | May 2007 | A1 |
| 20070131922 | Lung | Jun 2007 | A1 |
| 20070138458 | Lung | Jun 2007 | A1 |
| 20070155172 | Lai et al. | Jul 2007 | A1 |
| 20070158690 | Ho et al. | Jul 2007 | A1 |
| 20070161186 | Ho | Jul 2007 | A1 |
| 20070173019 | Ho et al. | Jul 2007 | A1 |
| 20070176261 | Lung | Aug 2007 | A1 |
| 20070194225 | Zorn | Aug 2007 | A1 |
| 20070241371 | Lai et al. | Oct 2007 | A1 |
| 20070259528 | Moriceau et al. | Nov 2007 | A1 |
| 20070278529 | Lai et al. | Dec 2007 | A1 |
| 20070281420 | Lai et al. | Dec 2007 | A1 |
| 20070285843 | Tran | Dec 2007 | A1 |
| 20070298535 | Lung | Dec 2007 | A1 |
| 20080023442 | Ito et al. | Jan 2008 | A1 |
| 20080060947 | Kitsuka et al. | Mar 2008 | A1 |
| 20080096341 | Lai et al. | Apr 2008 | A1 |
| 20080106923 | Lung | May 2008 | A1 |
| 20080116449 | Macready et al. | May 2008 | A1 |
| 20080135824 | Lai et al. | Jun 2008 | A1 |
| 20080138929 | Lung | Jun 2008 | A1 |
| 20080138930 | Lung | Jun 2008 | A1 |
| 20080138931 | Lung | Jun 2008 | A1 |
| 20080150422 | Ohara | Jun 2008 | A1 |
| 20080173931 | Ho et al. | Jul 2008 | A1 |
| 20080192534 | Lung | Aug 2008 | A1 |
| 20080203375 | Lung | Aug 2008 | A1 |
| 20080217648 | Ohara | Sep 2008 | A1 |
| 20080218519 | Coury et al. | Sep 2008 | A1 |
| 20080239791 | Tran | Oct 2008 | A1 |
| 20080246014 | Lung | Oct 2008 | A1 |
| 20080247224 | Lung | Oct 2008 | A1 |
| 20080258126 | Lung | Oct 2008 | A1 |
| 20080259672 | Lung | Oct 2008 | A1 |
| 20080266940 | Lai et al. | Oct 2008 | A1 |
| 20080277766 | Cantor et al. | Nov 2008 | A1 |
| 20080315978 | Knight et al. | Dec 2008 | A1 |
| 20090008632 | Bunyk et al. | Jan 2009 | A1 |
| 20090014706 | Lung | Jan 2009 | A1 |
| 20090032796 | Lung | Feb 2009 | A1 |
| 20090042335 | Lung | Feb 2009 | A1 |
| 20090079494 | Kerner et al. | Mar 2009 | A1 |
| 20090098716 | Lung | Apr 2009 | A1 |
| 20090101883 | Lai et al. | Apr 2009 | A1 |
| 20090102369 | Nakanishi et al. | Apr 2009 | A1 |
| 20090104771 | Lung | Apr 2009 | A1 |
| 20090116277 | Tran | May 2009 | A1 |
| 20090189138 | Lung et al. | Jul 2009 | A1 |
| 20090230376 | Ryoo et al. | Sep 2009 | A1 |
| 20090230378 | Ryoo et al. | Sep 2009 | A1 |
| 20090236743 | Ho et al. | Sep 2009 | A1 |
| 20090239358 | Lai et al. | Sep 2009 | A1 |
| 20090295510 | Miyazaki et al. | Dec 2009 | A1 |
| 20100012167 | Milshtein et al. | Jan 2010 | A1 |
| 20100012353 | Milshtein et al. | Jan 2010 | A1 |
| 20100068878 | Lung | Mar 2010 | A1 |
| 20100073995 | Tran | Mar 2010 | A1 |
| 20100133514 | Bunyk et al. | Jun 2010 | A1 |
| 20100178825 | Shah et al. | Jul 2010 | A1 |
| 20100207095 | Lai et al. | Aug 2010 | A1 |
| 20100216279 | Lai et al. | Aug 2010 | A1 |
| 20100221888 | Ho | Sep 2010 | A1 |
| 20100237316 | Lung | Sep 2010 | A1 |
| 20100279000 | Sambasivan et al. | Nov 2010 | A1 |
| 20100297824 | Lung | Nov 2010 | A1 |
| 20110012084 | Lai et al. | Jan 2011 | A1 |
| 20110024409 | Shah et al. | Feb 2011 | A1 |
| 20110057169 | Harris et al. | Mar 2011 | A1 |
| 20110060711 | Macready et al. | Mar 2011 | A1 |
| 20110076825 | Lung | Mar 2011 | A1 |
| 20110079817 | Ohara | Apr 2011 | A1 |
| 20110089405 | Ladizinsky et al. | Apr 2011 | A1 |
| 20110110141 | Tran | May 2011 | A1 |
| 20110124483 | Shah et al. | May 2011 | A1 |
| 20110136282 | Shirasawa et al. | Jun 2011 | A1 |
| 20110163455 | Gaidis | Jul 2011 | A1 |
| 20110168089 | Shah et al. | Jul 2011 | A1 |
| 20110174519 | Shah et al. | Jul 2011 | A1 |
| 20110186775 | Shah et al. | Aug 2011 | A1 |
| 20110207289 | Jeong | Aug 2011 | A1 |
| 20110238607 | Coury et al. | Sep 2011 | A1 |
| 20120000691 | Shah et al. | Jan 2012 | A1 |
| 20120012833 | Shirasawa et al. | Jan 2012 | A1 |
| 20120012870 | Nakanishi et al. | Jan 2012 | A1 |
| 20120012897 | Besser et al. | Jan 2012 | A1 |
| 20120091429 | Tran | Apr 2012 | A1 |
| 20120133050 | Gaidis | May 2012 | A1 |
| 20120164429 | Shah et al. | Jun 2012 | A1 |
| 20120263935 | Ledford et al. | Oct 2012 | A1 |
| 20120299175 | Tran | Nov 2012 | A1 |
| 20130043452 | Meyer et al. | Feb 2013 | A1 |
| 20130076231 | Nakanishi et al. | Mar 2013 | A1 |
| 20130082232 | Wu et al. | Apr 2013 | A1 |
| 20130083443 | Edwards | Apr 2013 | A1 |
| 20130096825 | Mohanty | Apr 2013 | A1 |
| 20130163310 | Tran | Jun 2013 | A1 |
| 20130196856 | Li et al. | Aug 2013 | A1 |
| 20130200429 | Pan | Aug 2013 | A1 |
| 20130313526 | Harris et al. | Nov 2013 | A1 |
| 20140126269 | Tran | May 2014 | A1 |
| Entry |
|---|
| Tetsuro Satoh, “Planarization Process for Fabricating Multi-Layer Nb Integrated Circuits Incorporating Top Active Layer”, Vol. 19, No. 3, Jun. 2009, p. 1-4 (Year: 2009). |
| Sergey Tolpygo, “Deep sub-micron stud-via technology for superconducting VLSI Circuits” Lincoln Laboratory, Sep. 2013, pp. 1-13 (Year: 2013). |
| Tolpygo, Sergey K., et al. “Deep sub-micron stud-via technology of superconductor VLSI circuits.” Superconductor Science and Technology 27.2 (2014): 025016. |
| Tolpygo, Sergey K., et al. “Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al—AlOx/Nb Josephson Junctions for VLSI Circuits.” arXiv preprint arXiv:1408.5829 (2014). |
| Tolpygo, Sergey K., et al. “20 Process Development for Superconducting Integrated Circuits With 80 GHz Clock Frequency.” Applied Superconductivity, IEEE Transactions on 17.2 (2007): 946-951. |
| Silver, A., et al. “Development of superconductor electronics technology for high-end computing.” Superconductor Science and Technology 16.12 (2003): 1368. |
| Satoh, Tetsuro, et al. “Fabrication process of planarized multi-layer Nb integrated circuits.” Applied Superconductivity, IEEE Transactions on 15.2 (2005): 78-81. |
| Numata, Hideaki et al, “Fabrication Technology for Nb Integrated Circuits,” LEICE Trans. Electron, vol. E84-C, No. 1, Jan. 2001. |
| Nagasawa, S., et al. “Development of advanced Nb process for SFQ circuits.” Physica C: Superconductivity 412 (2004): 1429-1436. |
| Nagasawa, Shuichi, et al. “Planarized multi-layer fabrication technology for LTS large-scale SFQ circuits.” Superconductor Science and Technology 16.12 (2003): 1483. |
| Nagasawa, S., et al. “New Nb multi-layer fabrication process for large-scale SFQ circuits.” Physica C: Superconductivity 469.15 (2009): 1578-1584. |
| Mitamura, Naoki, et al. “Suppression of Magnetic Flux Trapping by Moats formed in NbN Ground Planes.” Applied physics express 4.1 (2011): 013102. |
| Ketchen, M. B., et al. “Sub-μm, planarized, Nb—AlOx—Nb Josephson process for 125 mm wafers developed in partnership with Si technology.” Applied physics letters 59.20 (1991): 2609-2611. |
| Hidaka, Mutsuo, et al. “Improvements in fabrication process for Nb-based single flux quantum circuits in Japan.” IEICE transactions on electronics 91.3 (2008): 318-324. |
| Imamura, Takeshi, Tetsuyoshi Shiota, and Shinya Hasuo. “Fabrication of high quality Nb/AlO/sub x/-Al/Nb Josephson junctions. I. Sputtered Nb films for junction electrodes.” Applied Superconductivity, IEEE Transactions on 2.1 (1992): 1-14. |
| Bunyk, Paul, Konstantin Likharev, and Dmitry Zinoviev. “RSFQ technology: Physics and devices.” International journal of high speed electronics and systems 11.01 (2001): 257-305. |
| Likharev, Konstantin K., and Vasilii K. Semenov. “RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems.” Applied Superconductivity, IEEE Transactions on 1.1 (1991): 3-28. |
| Kirichenko, Alex F., et al. “Demonstration of an 8×8-bit RSFQ multi-port register file.” Superconductive Electronics Conference (ISEC), 2013 IEEE 14th International. IEEE, 2013. |
| Göpel, Wolfgang, and Klaus Dieter Schierbaum. “SnO< sub> 2</sub> sensors: current status and future prospects.” Sensors and Actuators B: Chemical 26.1 (1995): 1-12. |
| Hulteen, John C., and Richard P. Van Duyne. “Nanosphere lithography: a materials general fabrication process for periodic particle array surfaces” Journal of Vacuum Science & Technology A 13.3 (1995): 1553-1558. |
| Brock, Darren et al, “Retargeting RSFQ Cells to a Submicron Fabrication Process,” IEEE Transactions on Applied Superconductivity, vol. 11, No. 1, Mar. 2001. |
| Abelson, Lynn A., and George L. Kerber. “Superconductor integrated circuit fabrication technology.” Proceedings of the IEEE 92.10 (2004): 1517-1533. |
| Chen, W., et al. “Rapid single flux quantum T-flip flop operating up to 770 GHz.” Applied Superconductivity, IEEE Transactions on 9.2 (1999): 3212-3215. |
| Tolpygo, Sergey K., et al. “Inductance of circuit structures for MIT LL superconductor electronics fabrication process with 8 niobium layers.” Applied Superconductivity, IEEE Transactions on 25.3 (2015): 1-5. |
| Yohannes, Daniel T., et al. “Planarized, extendible, multilayer fabrication process for superconducting electronics.” Applied Superconductivity, IEEE Transactions on 25.3 (2015): 1-5. |
| Tolpygo, Sergey K., et al. “Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al-Josephson Junctions for VLSI Circuits.” Applied Superconductivity, IEEE Transactions on 25.3 (2015): 1-12. |
| Ortlep, T. “Recent progress in superconductive digital electronics part II—Japanese contributions.” IEEE/CSC & ESAS European Superconductivity News Forum. No. 5. 2008. |
| Satoh, Tetsuro. “Superconductivity Web21.” Feb. 2014, Published by International Superconductivity Technology Center KSP, Kawasaki, Kanagawa 213-0012 Japan. |
| Luo, W. A., et al. “Two-layer, planar, superconducting multichip module technology.” SPIE proceedings series. Society of Photo-Optical Instrumentation Engineers, 2000. |
| Gallagher, William J., Erik P. Harris, and Mark B. Ketchen. “Superconductivity at IBM—a Centenial Review: Part I—Superconducting Computer and Device Applications.” (2012). |
| Khapaev, Mikhail M. “3D- LS © Software package for inductance calculation in multilayer superconducting integrated circuits Mikhail M. Khapaev, Anna Yu. Kidiyarova-Shevchenko, Per Magnelind, Mikhail Yu. Kupriyanov Abstract—A new software package 3D-MLSI was devel.” |
| Mattauch, R. J., W. L. Bishop, and A. W. Lichtenberger. “Recent results on: Surface-channel Schottky, InGaAs Schottky, and Nb based SIS mixer element research.” Proc. First Int. Symp. Space THz. Technology. 1990. |
| Beasley, Malcolm R., and Richard W. Ralston. “Electronic Applications of Superconductivity in Japan.” International Technology Research Institute, World Technology (WTEC) Division (1998). |
| Number | Date | Country | |
|---|---|---|---|
| 20170345990 A1 | Nov 2017 | US |
| Number | Date | Country | |
|---|---|---|---|
| 61887919 | Oct 2013 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 14508514 | Oct 2014 | US |
| Child | 15679935 | US |
