The present invention relates to a method for deriving equivalent circuit model of passive components. The invention relates particularly to a method for deriving the equivalent circuit models, a simulator, and a storage medium that are capable of performing simulation in a time domain by a common procedure which is independent from types of the passive components.
According to trend toward use of high frequencies and high-speed digitization in data communication devices, it has been important recently to perform highly accurate circuit simulation in a time domain of electronic circuits including passive components.
Regarding the electronic devices, it is very difficult to estimate electric characteristics of a complicated electronic circuit when the circuit is being designed. For manufacturing the circuit, a lot of trial is repeated in which an actual prototype assembly of the circuit is made and measured in its electric characteristic, and the circuit is designed over again if the assembly does not exhibits desired electric characteristic.
Circuit simulations for estimating electric characteristics of the electronic circuit are performed with a circuit simulator consisting of a computer and software in order to reduce the trial. As the software, for example, a Simulation Program with Integrated Circuit Emphasis (SPICE) developed by the University of California is known.
A circuit simulation requires an equivalent circuit model, which specifies electric characteristics of semiconductor devices, such as transistors, FETs, and diodes, and passive components, such as resistors, capacitors, and inductors. It is important to establish a highly accurate equivalent circuit model of the circuit components since accurateness of the circuit simulation depends greatly upon accuracy of the equivalent circuit model.
For a capacitor, one of the passive components, equivalent circuit models that use comparatively small number of circuit components have been provided. The model includes a three-element model in which first capacitor C1, first resistor R1, and first inductor L1 are connected in series as shown in
Therefore, for electronic circuits including capacitors, an estimation result of a circuit simulator does not often match with electric characteristics of an actual circuit, and this prevents electronic circuits using the circuit simulator from being designed efficiency.
By a method for deriving an equivalent circuit model, a circuit simulator accurately estimates electric characteristics of an actual passive component.
The method includes:
Providing impedance Z(fn) at each of sample frequencies f1, . . . ,fN (where f1<fn) is given as
Z(fn)=R(fn)+jX(fn),
where
Forming an equivalent circuit model by adopting any of an RC circuit consisting of a resistance and a capacitance, an RL circuit consisting of a resistance and an inductance, and an RCL circuit consisting of the RC circuit and the RL circuit connected in series;
Composing an evaluation function Q({right arrow over (P)}) in accordance with formulae:
where an impedance of the equivalent circuit model is defined as
ZM(fn, {right arrow over (P)})=RM(fn, {right arrow over (P)})+jXM(fn,{right arrow over (P)}),
where,
Determining the circuit constant vector {right arrow over (P)} by minimizing the evaluation function Q({right arrow over (P)}).
This method of deriving equivalent circuit model is applicable commonly to capacitors regardless of their kinds, and is also applicable in general to other passive components, such as resistors and inductors.
Besides those circuit diagrams shown in
For a tantalum solid electrolytic capacitor, a procedure for deriving a highly-accurate equivalent circuit model will be described hereinafter in detail with reference to
For each of the sample frequencies, impedance Z (fn) given by:
Z(fn)=R(fn)+jX(fn) (Equation 1)
is provided. (step 11),
where
X is an imaginary part of Z,
Using frequency-independent resistances (R), capacitances (C) and inductances (L), one of an RC circuit consisting of the resistance and the capacitance, an RL circuit consisting of the resistance and the inductance, and an RCL circuit consisting of the RC circuit and the RL circuit connected in series is formed as an equivalent circuit model representing the circuit enabling a simulation in a time domain. In this embodiment, 5 (five) is chosen for both numbers NC and NL representing the circuit diagrams shown in
Impedance exhibited by the equivalent circuit model formed in step 12 is defined as:
ZM(fn,{right arrow over (P)})=RM(fn, {right arrow over (P)})+jXM(fn,{right arrow over (P)}) (Equation 2),
where
An evaluation function Q({right arrow over (P)}) given by
is composed (step 13). Here,
where d is “0” for an evaluation of an absolute square error and is “2” for an evaluation of relative square error, and CR, CX, and CZ are “0” or any positive real numbers for assigning weights to respective terms.
When a real part R(fn) of given impedance becomes a minimum value Rm at frequency fm, instead of the ten-stage RCL ladder circuit as the equivalent circuit model, a combination of an NC-stage RC ladder circuit and one resistor connected in series may be formed if m=N, or another combination of an NL-stage RL ladder circuit and one resistor connected in series may be formed if m=1
In this embodiment, although 5 (five) was chosen for the numbers of stages, NC and NL, this is not restrictive, and the numbers of stages, NC and NL may be different from each other. For the solid tantalum electrolytic capacitor, a condition of NC=5 and NL=5 provides the model with generally satisfying accuracy according to a result of changing the number of the stages and repeating derivation of the circuit model of this embodiment. Numbers NC and NL may be determined for other types of capacitors by repeating derivation in the same manner.
A procedure shown in
Values of the circuit components for the five-stage RC ladder circuit are distributed at an equal ratio (step 41) in accordance with:
where 0:5≦x≦1,
where 0≦x≦1,
and
Rc(k+1)=αc·Rc(k), C(k+1)=βc·C(k) (Equation 9).
In other words, since the minimum value of the real part of impedance R0 is 0.018 Ω, and since a capacitance in a low frequency region is 66.5 μF according to
Rc(k+1)=αC·RC(k), C(k+1)=βC·C(k) (Equation 9)
stand applicable for k=1, 2, 3 and 4 when x=½, under the conditions of
Coefficients αC and βC are obtained by minimizing evaluation function A({right arrow over (P)}) set in the step 13, as αC=20.6, and βC=0.37 (step 42).
Values of the circuit components are determined by minimizing the evaluation function A({right arrow over (P)}) set in third step 13 from initial values of the component values given by the coefficients αC and βC obtained in the step 42 (step 43). Table 1 shows the determined circuit component values.
Values of the circuit components for the five-stage RL ladder circuit are distributed at an equal ratio (step 44) in accordance with equations 8 and 9 and the following equations:
and
RL(k+1)=αL·RL(K), L(k+1)=βL·L(k) (Equation 11).
In other words, since the minimum value of the real part of impedance R0 is 0.018 Ω, and since a capacitance in a high frequency region is 1.14 nH according to
L(1)=1.14×10−9
are applicable for k=1, 2, 3 and 4 when x=½, under the conditions of
RL(k+1)=αL·RL(K), L(k+1)=βL·L(k) (Equation 11)
Coefficients αL and βL are obtained by minimizing evaluation function B({right arrow over (P)}) set in step 13, as αL=15.7, and βL=3.47 (step 45).
In 4f-th step 46, values of the circuit components are determined by minimizing evaluation function B({right arrow over (P)}) set in step 13 from initial values of the component values given by coefficients αL and βL obtained in 4e-th step 45. The circuit component values are shown in Table 2.
The estimation function Q(
where CX<<CZ<<CR, in order to assign a greater weight to a relative square error of the real part, since accuracy of the real part of impedance is not easily assured.
A ten-stage RCL ladder circuit is formed by connecting in series the five-stage RC ladder circuit composed in step 41 through step 43 and the five-stage RL ladder circuit composed in step 44 through step 46 (step 48).
Values of circuit components of the ten-stage RCL ladder circuit formed in step 48 are determined by minimizing evaluation function Q({right arrow over (P)}) set in step 47 (step 49). Table 3 shows the determined circuit component values.
The equivalent circuit model derived as above, a result of reproduction of the real parts of impedance, and a result of reproduction of the capacitances are shown in
In a method of deriving an equivalent circuit model of exemplary embodiment 2, an RCL circuit is formed as an equivalent circuit model wherein the real part R(fn) of impedance becomes minimum value R0 at sample frequency fm(fm≠f1 and fm≠fn), in step 12 of exemplary embodiment 1, and evaluation function in a low frequency region fm+1≦fn≦fm is calculated according to:
where (0≦x≦1), instead of the evaluation function defined by equation 3 in step 13. Further, factors x and d are set as x=½ and d=2 in calculation of evaluation function in a high frequency region fm+1≦fn≦fN according to
where 0≦x≦1. That is,
where CX<<CZ<<CR, in order to assign a greater weight to a relative square error of the real part, since it is considerably difficult to ensure accuracy of the real part of impedance.
An RC circuit is formed as an equivalent circuit model in which a real part R(fn) of impedance becomes minimum value R0 at sample frequency of fm (fm=fN) in step 12 of embodiment 1, and an evaluation function in an entire frequency region f1≦fn≦fN is calculated according to:
where 0≦x≦1, instead of the evaluation function in step 13. A new RC circuit is then completed by connecting additionally a resistance xR0 in series to the above RC circuit.
An RL circuit is formed as an equivalent circuit model in which a real part R(fn) of impedance becomes minimum value R0 at sample frequency of fm(fm=fN), in step 12 of embodiment 1, and an evaluation function in an entire frequency region f1≦fn≦fN is calculated according to:
where 0≦x≦1, instead of the evaluation function in third step, and further, a new RL circuit is completed by connecting additionally a resistance (1−x)R0 in series to the above RL circuit.
In addition to embodiment 2, in this embodiment, evaluation function A({right arrow over (P)}) is minimized in any of a single-stage RC ladder circuit having a first resistance and a first capacitance connected in series, a two-stage RC ladder circuit having a series circuit consisting of a second resistance and a second capacitance connected in parallel with the first capacitance, and an Nc-stage RC ladder circuit (“NC” is a natural number) formed in the same manner, and evaluation function B({right arrow over (P)}) is minimized in any of a single-stage RL ladder circuit having a first resistance and a first inductance connected in series, a two-stage RL ladder circuit having a series circuit consisting of a second resistance and a second inductance connected in parallel with the first inductance, and an NL-stage RL ladder circuit (“NL” is a natural number) formed in the same manner.
In addition to embodiment 3, in this embodiment, evaluation function A({right arrow over (P)}) in any of a single-stage RC ladder circuit having a first resistance and a first capacitance connected in series, a two-stage RC ladder circuit having a series circuit consisting of a second resistance and a second capacitance connected in parallel with the first capacitance, and an NC-stage RC ladder circuit (“NC” is a natural number) formed in the same manner.
In addition to embodiment 4, in this embodiment, evaluation function B({right arrow over (P)}) is minimized in any of a single-stage RL ladder circuit having a first resistance and a first inductance connected in series, a two-stage RL ladder circuit having a series circuit consisting of a second resistance and a second inductance connected in parallel with the first inductance, and an NL-stage RL ladder circuit (“NL” is a natural number) formed in the same manner.
The foregoing embodiments can be implemented in combination, and a number of stages in the RC ladder circuit and the RL ladder circuit can be set freely as desired.
Although methods of deriving the equivalent circuit models for capacitors are explained, a simulator for deriving an equivalent circuit model according to these methods can be conducted. Furthermore, another simulator for analyzing frequency response and/or time response of a circuit with using the equivalent circuit model for capacitors can be conducted.
In addition, a computer-readable recording medium storing a program containing the function of deriving an equivalent circuit model based on these methods of deriving equivalent circuit model can be provided. Moreover, another computer-readable recording medium storing a program containing the function of analyzing frequency response and/or time response of a circuit in the similar manner with using the equivalent circuit model for capacitors can be provided.
By a method of deriving an equivalent circuit model for capacitors according to the present invention and a circuit simulation using the equivalent circuit model realize accurate prediction for operation of a circuit including capacitors. This improves efficiency of designing electronic circuits. In addition, the method of the invention is applicable not only to the capacitors but also to other passive components, such as resistors and inductors.
Number | Date | Country | Kind |
---|---|---|---|
2001-051801 | Feb 2001 | JP | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/JP02/01444 | 2/20/2002 | WO | 00 | 2/14/2003 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO02/068972 | 9/6/2002 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
2965859 | De Monte | Dec 1960 | A |
6137293 | Wu et al. | Oct 2000 | A |
6321169 | Iwao | Nov 2001 | B1 |
Number | Date | Country |
---|---|---|
63-204162 | Aug 1988 | JP |
04-307663 | Oct 1992 | JP |
Number | Date | Country | |
---|---|---|---|
20030173979 A1 | Sep 2003 | US |