The present invention relates to a method for manufacturing a semiconductor substrate.
In Patent Literature 1, there is disclosed a method for manufacturing a semiconductor device which includes a step of forming a first metal film on a first main surface of a semiconductor wafer having a first thickness, a step of performing a back grinding process on a second main surface side of the semiconductor wafer, thereby making the semiconductor wafer have a second thickness smaller than the first thickness, a step of forming an insulting film pattern on the second main surface of the semiconductor wafer along the periphery thereof such that the insulting film pattern is composed of a first insulting film and includes an annular insulting film pattern along the periphery of the second main surface, a step of making the thickness of an opening part of the annular insulting film pattern a third thickness smaller than the second thickness, a step of performing an electrical test on the semiconductor wafer in the state where there is the insulting film pattern, a step of bonding the second main surface of the semiconductor wafer to an adhesive sheet, thereby holding the semiconductor wafer on a dicing frame with the adhesive sheet interposed therebetween, in the state where there is the insulting film pattern, and a step of dividing the semiconductor wafer into individual chips in the state where the semiconductor wafer is held on the dicing frame.
Patent Literature 1: Japanese Patent No. 5431777
Aspects of non-limiting exemplary embodiments of the present disclosure relates to provide a method for manufacturing a semiconductor substrate such that warpage is suppressed as compared to the case where any fracture layer is not formed.
Aspects of certain non-limiting exemplary embodiments of the present disclosure address the features discussed above and/or other features not described above. However, aspects of the non-limiting exemplary embodiments are not required to address the above features, and aspects of the non-limiting exemplary embodiments of the present disclosure may not address features described above.
According to an aspect of the present disclosure, there is provided a method for manufacturing a semiconductor substrate including: preparing a semiconductor substrate having a front surface on which an epitaxial layer has been formed; and forming a fracture layer on a rear surface of the semiconductor substrate before forming elements on the epitaxial layer.
Exemplary embodiment(s) of the present invention will be described in detail based on the following figures, wherein:
With reference to
First, the background of the method for manufacturing a semiconductor substrate according to the present exemplary embodiment will be described. As the diameters of semiconductor substrates have increased and semiconductor substrates have been thinned, warpage of semiconductor substrates in manufacturing steps (such as conveyance and exposure) has become a problem. Also, although various kinds of semiconductor elements may be manufactured on semiconductor substrates, especially, in the case where semiconductor elements are light emitting elements such as VCSELs (Vertical Cavity Surface Emitting Lasers), thick epitaxial layers (for example, about more than 10 μm) becomes a problem in particular. Therefore, in the manufacturing steps, a method of straightening warpage is required.
In the related art, a method of forming a CVD (Chemical Vapor Deposition) film on the surface layer of a semiconductor substrate compressively stressed by an epitaxial layer in order to generate tensile stress, thereby straightening warpage, is known. However, in this method, for the CVD film formed the surface layer, restrictions are imposed on subsequent steps such as element formation.
For this reason, in the present exemplary embodiment, before elements are formed on an epitaxial layer (before various films, electrodes, wiring lines, etc. are formed), a fracture layer is formed on the rear surface of a semiconductor substrate, for example, by grinding. Therefore, a method for manufacturing a semiconductor substrate such that warpage of the substrate is suppressed as compared to the case where any fracture layer is not formed is provided. Herein, the term “fracture layer” means a layer having fine cracks or crystal lattice disturbance due to damage caused by grinding or the like. By the way, it is general to finally thin a semiconductor substrate having semiconductor elements formed thereon, and grinding is not performed before semiconductor elements are formed. The reason is that grinding may generate fine fragments (dust) of a semiconductor substrate to contaminate the surface having an epitaxial layer formed thereon, or may reduce the strength of the substrate.
With reference to
First, a semiconductor substrate 10 whose front surface 50 has an epitaxial layer 12 formed thereon is prepared (
In this case, in the semiconductor substrate 10, warpage may be caused by the epitaxial layer 12. Details of warpage will be described below. By the way, the semiconductor substrate according to the present exemplary embodiment is not particularly limited to GaAs (gallium arsenide) substrates, InP (indium phosphide) substrates, Si (silicon) substrates, etc., and in the present exemplary embodiment, a GaAs substrate will be described as an example.
Next, on the rear surface of the semiconductor substrate 10, a fracture layer 14 is formed (
Next, on the fracture layer 14, a protective film 16 is formed (
A purpose of forming the protective film 16 is to prevent fine fragments of the semiconductor substrate 10 from falling off from the rear surface of the semiconductor substrate 10 having the fracture layer 14 formed thereon and contaminating the semiconductor substrate 10 and so on as a foreign matter (particles). Also, it may be considered that if the manufacturing steps include a step for etching the semiconductor substrate 10, the fracture layer 14 is cut and removed, whereby the warpage straightening effect changes, and the amount of warpage of the semiconductor substrate 10 changes, and it becomes difficult to manage the amount of warpage (variation increases). For this reason, the protective film 16 is for preventing the fracture layer 14 from being removed.
Next, the fracture layer 14 which is positioned at the peripheral part of the semiconductor substrate 10 and on which the protective film 16 has not been formed (hereinafter, referred to as the uncovered fracture layer) is removed (
Thereafter, general steps for manufacturing VCSELs, i.e. a step for forming VCSEL elements, a step for measuring characteristics (intermediate characteristics) of the VCSEL elements which is performed if necessary, a step for removing the fracture layer 14 and the protective film 16, a step for thinning the semiconductor substrate 10 by grinding the rear surface of the semiconductor substrate 10, a step for forming an electrode on the rear surface of the semiconductor substrate 10, a step for testing the VCSEL elements, a step for individualizing the VCSEL elements, etc. are performed. Here, in the case where the protective film 16 has been formed of a metal, in the step for measuring the intermediate characteristics (for example, for quality determination), the protective film 16 is used as a rear electrode (provisional metal). Also, in order to form ohmic contact between the semiconductor substrate 10 using GaAs and the rear electrode, it is preferable to use Au as the protective film 16.
Now, warpage of the semiconductor substrate 10 will be described with reference to
As shown in
If a fracture layer 14A is subsequently formed on the rear surface of the semiconductor substrate 10 in which warpage has been caused by the epitaxial layer 12, stress (compressive stress) Sb1 occurs. Since the stress Se and the stress Sb1 are formed on the surfaces facing each other and both are stress in the compressing direction, they are cancelled by each other, whereby the warpage attributable to the epitaxial layer 12 is straightened.
With reference to
Therefore, in forming the fracture layer 14 for straightening warpage attributable to the epitaxial layer 12, it is preferable that the degree of stress Sb which is compressive stress should be finely adjustable. For this reason, in the present exemplary embodiment, for grinding for forming the fracture layer 14, changing between grinding-wheel abrasive-grain diameters (grinding-wheel numbers) is performed according to amounts of straightening of warpage.
Now, other parameters which influence setting of an amount of warpage during formation of the fracture layer 14 (abrasive-grain diameter selection) will be described. As described above, warpage is caused by the epitaxial layer 12. The amount of warpage at that time increases as the thickness of the epitaxial layer 12 increases. Also, as the diameter of the semiconductor substrate 10 on which the epitaxial layer 12 is formed increases, and as the thickness of the semiconductor substrate decreases, the amount of warpage increases.
Meanwhile, after the protective film 16 is formed, the process proceeds, and by forming of the VCSEL elements by etching or the like, and so on, the epitaxial layer 12 is divided. At this time, some parts of the epitaxial layer 12 are removed. If some parts of the epitaxial layer 12 are removed, since the compressive stress which causes warpage decreases (the semiconductor substrate is reversely straightened), the amount of warpage decreases. Meanwhile, the thickness of the semiconductor substrate 10 having the VCSEL elements formed thereon which is, for example, 600 μm to 650 μm at the beginning decreases to, for example, 500 μm in the middle of the process, and finally decreases to, for example, about 150 μm. This thinning acts in such a direction that the amount of warpage increases.
In other words, if occurrence of reverse straightening or warpage in a subsequent step is taken into account, when the fracture layer 14 for straightening warpage is formed, the semiconductor substrate 10 does not necessarily need to be straightened until the semiconductor substrate becomes flat (the amount of warpage less than 10 μm). Here, for example, warpage of the semiconductor substrate 10 may cause an absorption error in the conveying step, resulting in a conveyance failure. Also, in an exposing step using a stepper (an exposure device), the focus may not be set in the plane of the semiconductor substrate 10, resulting in a focusing failure. However, with respect to these failures which may be considered in the subsequent steps, there is an acceptable warpage amount. Therefore, the semiconductor substrate 10 does not necessarily need to be flat. In other words, the warpage may be intentionally left after formation of the fracture layer 14, and the amount of warpage to be left may be set to an amount of warpage (a target warpage amount) which is acceptable throughout all of the subsequent steps, in view of occurrence of reverse straightening or warpage in the subsequent steps. In other words, after formation of the fracture layer 14, warpage may be left such that in the subsequent steps which are performed after formation of the fracture layer 14, the warpage does not get worse than the amount of warpage after the formation of the fracture layer 14.
Here, since the amount of warpage which is acceptable in each step depends on the kind of a manufacturing apparatus, etc., it difficult to uniformly specify a target warpage amount. However, in general, if the amount of warpage becomes about one hundred and several tens μm, it becomes a problem in the process. Therefore, it is necessary to straighten the warpage, for example, to about several tens μm.
The foregoing description of the exemplary embodiments of the present invention has been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in the art. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, thereby enabling others skilled in the art to understand the invention for various embodiments and with the various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
2018-010753 | Jan 2018 | JP | national |
This is a continuation of International Application No. PCT/JP2019/000093 filed on Jan. 7, 2019, and claims priority under 35 USC 119 from Japanese Patent Application No. 2018-010753 filed on Jan. 25, 2018.
Number | Date | Country | |
---|---|---|---|
Parent | PCT/JP2019/000093 | Jan 2019 | US |
Child | 16805896 | US |