| Number | Name | Date | Kind |
|---|---|---|---|
| 4494194 | Harris et al. | Jan 1985 | |
| 4748617 | Drewlo | May 1988 | |
| 5014187 | Debize et al. | May 1991 | |
| 5047917 | Athas et al. | Sep 1991 | |
| 5208914 | Wilson et al. | May 1993 | |
| 5404562 | Heller et al. | Apr 1995 | |
| 5444860 | Datwyler et al. | Aug 1995 | |
| 5488723 | Baradel et al. | Jan 1996 | |
| 5764641 | Lin | Jun 1998 |
| Entry |
|---|
| "Two-Level DMA from Channels to Main Store", IBM Technical Disclosure Bulletin, vol. 32, No. 12, May 1990. |
| "Method for Handling Disabled Memory Blocks with Simulated Failures", IBM Technical Disclosure Bulletin, vol. 38, No. 09, Sep. 1995. |
| "Data Rate Matching Buffer", IBM Technical Disclosure Bulletin, vol. 29, No. 4, Sep. 1986. |
| "Asynchronous/Queued I/O Processor Architecture", IBM Technical Disclosure Bulletin, vol. 36, No. 1 Jan. 1993. |