Salsbury et al, "High Performance MOS EPROMs Using a Stacked-Gate Cell", 1977 IEEE International Solid-State Circuits Conference, pp. 186-187, 1977. |
Perlegos et al, "A 64K EPROM Using Scaled MOS Technology", 1980 IEEE International Solid-State Circuits Conference, pp. 142-143, p. 269, 1980. |
Van Buskirk et al, "A 200ns 256K HMOSII EPROM", 1983 IEEE International Solid-State Circuits Conference, pp. 162-163, p. 301, 1983. |
Gupta et al, "A 5V-Only 16K EEPROM Utilizing Oxynitride Dielectrics and EPROM Redundancy", 1982 IEEE International Solid-State Circuits Conference, pp. 184-185, p. 317, 1982. |
Kynett et al, "An In-System Reprogrammable 256K CMOS Flash Memory", 1988 IEEE International Solid-State Circuits Conference, pp. 132-133, p. 330, 1988. |
Tam et al, "A High Density CMOS 1-T Electrically Erasable Non-Volatile (Flash) Memory Technology", 1988 Symposium on VLSI Technology--Digest of Technical Papers, pp. 31-32. |
Woo et al, "A Poly-Buffered Face Technology For High Density Flash Memories", 1991 Symposium on VLSI Technology--Digest of Technical Papers, pp. 73-74. |
Sato et al, "An Ultra-Thin Fully Depleted Floating Gate Technology For 64Mb Flash and Beyond", 1994 Symposium on VLSI Technology--Digest of Technical Papers, p. 65. |
Wolf et al., Silicon Processing for the VLSI ORA, vol I Process technology, p. 175, Laftso Press 1986. |