Number | Date | Country | Kind |
---|---|---|---|
97 13100 | Oct 1997 | FR |
Number | Name | Date | Kind |
---|---|---|---|
5719865 | Sato | Feb 1998 | A |
5796719 | Peris et al. | Aug 1998 | A |
5850399 | Ganmukhi et al. | Dec 1998 | A |
6023468 | Mouen-Makoua et al. | Feb 2000 | A |
6052375 | Bass et al. | Apr 2000 | A |
6081507 | Chao et al. | Jun 2000 | A |
6097701 | Grunenfelder et al. | Aug 2000 | A |
6144978 | Bavant | Nov 2000 | A |
6157614 | Pasternak et al. | Dec 2000 | A |
6163542 | Carr et al. | Dec 2000 | A |
6185188 | Hasegawa | Feb 2001 | B1 |
6198723 | Parruck et al. | Mar 2001 | B1 |
6240066 | Nagarajan et al. | May 2001 | B1 |
6262989 | Gemar et al. | Jul 2001 | B1 |
Number | Date | Country |
---|---|---|
0 772 325 | May 1997 | EP |
Entry |
---|
A. Hagai and B. Patt-Shamir. Multiple Priority, Per Flow, Dual GCRA Rate Controller for ATM Switches. 2001 IEEE. pp. 169-174.* |
Brian L. Mark, et al., “Large Capacity Multiclass ATM Core Switch Architecture”, ISS '97. XVI World Telecommunications Congress Proceedings, Toronto, Sep. 21-26, 1997, vol. 1, Sep. 21, 1997, pp. 417-423. |
Uwe Briem, et al., “Traffic Control For An ATM Switch with Per VC Queuing: Concept and Implementation”, ISS '97, XVI World Telecommunications Congress Proceedings, Toronto, Sep. 21-26, 1997, vol. 1, Sep. 21, 1997, pp. 409-415. |