Method for traffic scheduling in intelligent network interface circuitry

Information

  • Patent Grant
  • 8213427
  • Patent Number
    8,213,427
  • Date Filed
    Monday, December 21, 2009
    14 years ago
  • Date Issued
    Tuesday, July 3, 2012
    12 years ago
Abstract
A method of operating intelligent network interface circuitry facilitates the tunneling of packets between at least one process, executing on a host computer, and a peer via a network, via the network interface circuitry. Packets are received from the process executing on the host computer. Modulation event tokens are managed, including receiving and providing modulation event tokens. Modulation events are processed. It is decided whether to transmit the received packets out to the network in association with modulation event processing, and the received packets are transmitted out to the network based on the deciding step. Based on a result of the modulation events processing step, modulation event tokens are caused to be fed back for receipt by the modulation event tokens managing step. As a result, the packets are tunneled through the network interface circuitry and the transmission of the packets is modulated out to the network.
Description
TECHNICAL FIELD

The present invention relates to intelligent network interface circuitry and, in particular, to transmit traffic management intelligent network interface circuitry.


BACKGROUND

In general, applications executing on a host may communicate with one or more peers via a network using various communication protocols. For example, the International Standards Organization (ISO) has defined a framework for such protocols, known as the “7 layer model.” Some host operating systems have the capability to manage the network traffic generated by the host. Traffic management includes, for example, quality of service based scheduling, rate control, flow control and congestion control.


Traffic management for high speed network adapters uses a lot of processing resources, which may consume a large fraction of the processing resources available in a system, or even exceed its capabilities. Another issue to be dealt with by an operating system of a host, when interfacing to a high speed network adapter, is the scheduling of packet transmissions to and from the adapter.


It is known to offload at least some specific protocol processing functions to intelligent network interface circuitry. For example, checksum offload is a common feature implemented in a modern network adapter. Example checksums supported in the context of the Internet include Internet Protocol (IP), Transmission Control Protocol (TCP) and User Datagram Protocol (UDP) checksums.


SUMMARY

A method of operating intelligent network interface circuitry facilitates the tunneling of packets between at least one process, executing on a host computer, and a peer via a network, via the network interface circuitry. Packets are received from the process executing on the host computer. Modulation event tokens are managed, including receiving and providing modulation event tokens. Modulation events are processed. It is decided whether to transmit the received packets out to the network in association with modulation event processing, and the received packets are transmitted out to the network based on the deciding step. Based on a result of the modulation events processing step, modulation event tokens are caused to be fed back for receipt by the modulation event tokens managing step. As a result, the packets are tunneled through the network interface circuitry and the transmission of the packets is modulated out to the network.





BRIEF DESCRIPTION OF FIGURES


FIG. 1-1 broadly illustrates a host communicating with a peer, via intelligent network interface circuitry and a network.



FIG. 1 illustrates an architecture of a flow processor to handle modulation token processing. The figure shows checksum computation and insertion.



FIG. 2 illustrates a more detailed example of the traffic management portion of the FIG. 1 architecture.





DETAILED DESCRIPTION


FIG. 1-1 broadly illustrates a host communicating with a peer, via intelligent network interface circuitry and a network. A host 10 executes one or more operating systems and may execute one or more applications. The operating system and applications are a source of payload data to be transmitted to at least one peer 16 via a network 14. Payload data is encapsulated in protocol headers corresponding to the network protocol layers before transmission. Intelligent network interface circuitry 12 provides an interface between the host 10 and the network 14, for example, including handling communication protocol functions between the host 10 and the peer 16. In addition, the intelligent network interface circuitry is provided with transmit traffic management to control the transmission of encapsulated (packetized) payload data out to the network. Details of various example aspects of the transmit traffic management are discussed throughout this detailed description.


By providing the intelligent network interface circuitry with traffic management functions, it becomes possible to provide functionality that may not be possible to provide in a resource-constrained host. For example, such provided functionality may include rate traffic management functions in the form of rate control, flow control and congestion control. Additionally, flow control may be implemented between the operating system and the intelligent network interface circuitry, which addresses issues of scheduling packet transmissions to the intelligent network interface circuitry, and which integrates with the traffic management functions mentioned above.


One measure of network performance is end-to-end latency. In the context of network interface circuitry, minimizing the latency through the network interface circuitry is a laudable design goal. When designing traffic management functions in intelligent network interface circuitry, one should consider the impact of the design on the latency through the network interface circuitry. In accordance with one aspect, a methodology is described for checksum offload, for use with the traffic management functions, that is considered to minimally impact delays within the network interface circuitry.


Broadly speaking, traffic management may have many aspects. One aspect includes scheduling packet transmissions to the network such that different flows or groups of flows are allocated a desired transmission rate. For example, this may be a way to implement different levels of service, e.g., at a per-flow or per-destination basis. Another aspect may be providing control over allocation of resources (broadly, “network” resources, perhaps including either or both of the transmission path and the resources of peers) to different applications.


The set of packets included in a flow need not be predetermined but, rather, may be determined on a per-packet basis, in some cases by the host software. From the perspective of the network interface circuitry, a packet received from the host may be mapped by the network interface circuitry for transmission to a flow or stream traffic identifier (TID), or the packet may explicitly indicate that mapping. For example, the packets of a flow may belong to the same transport layer (e.g., TCP) connection or to several transport layer connections, or may not even be of the TCP type. In another example, the packets of a flow may be all packets destined to the same peer.


Another perhaps independent aspect of traffic management pertains to flow control, whereby the transmission of packets abides by a limit on a per-flow basis. An indication of the limit may be provided by the host to the intelligent network interface circuitry. It is noted that the host may adjust the limit and provide an indication of the adjusted limit at least in part based on feedback from the peers.


For example, the limit may be on the number of bytes to be sent, or on the number of packets to be sent, or on both. For example, the network interface circuitry may transmit a packet out to the network and subtract the size of the packet in bytes from the limit to determine a revised limit. If the revised limit is not large enough for a new packet to be sent, then the network interface circuitry suspends transmission until the limit is increased again. The limit (sometimes referred to as a “window”) increase can correspond to receiving credits from the peer via an out-of-band mechanism.


The flow control scheme may operate at various granularities. For example, it may be implemented on a per 4-tuple (TCP/IP) basis. Other granularities are possible, such as a 2-tuple basis, including a source host IP address and destination host IP address in the context of the Internet. As indicated earlier, the mapping of packets to flows is arbitrary, and these examples are provided for the sake of illustration. In one example, the mapping of a flow to a TID may be obtained, for example, by locating a matching entry in a TCAM, using appropriate mask values to limit the information that is considered by the TCAM in locating the matching entry. An example of using a TCAM and mask values to obtain an TID is disclosed in U.S. patent application Ser. No. 11/250,894, filed on Oct. 13, 2005, and which is incorporated by reference herein in its entirety. See, for example, FIG. 3 of U.S. patent application Ser. No. 11/250,894 and the corresponding description relative to FIG. 3.


Another independent aspect of traffic management pertains to congestion control. Congestion control refers to subjecting the transmission of data (e.g., packets) to a limit based on the state of the network. Similar to the discussion above with respect to flow control, an indication of this limit may be provided by the host to the intelligent network interface circuitry. The host may adjust the limit and provide an indication of the adjusted limit based at least in part on explicit or implicit feedback from the network (including, as appropriate, peers).


Like flow control, the congestion control scheme may operate according to different granularities. It may be useful to implement it on a per 4-tuple basis (e.g., for TCP/IP) or on the basis of another flow granularity. That is, other granularities may be desirable as well, such as on a 2-tuple basis, including a source host IP address and destination host IP address in the context of the Internet. As indicated earlier, the mapping of packets to flows may be arbitrary, and these examples are provided for the sake of illustration.


We have discussed four aspects of traffic management—mapping packets to flows, rate control, flow control and congestion control.


In implementing traffic management in network interface circuitry, it may be necessary and/or useful to buffer data from the host to be transmitted by the network interface circuitry, in a buffer memory associated with the network interface circuitry. When traffic management subsequently causes the data to be transmitted out to the network, the data is read from the buffer memory and transmitted out onto the network (sometimes called, to the “wire”).


Memory resources associated with intelligent network interface circuitry may be limited. In some examples, a mechanism is provided for the intelligent network interface circuitry to report to the host on the progress in transmitting packets of a flow to the network. Based on this reporting, the host may refrain from providing new data until at least part of the previously sent data are reported to be transmitted by the intelligent network interface circuitry. In this manner, a flow control scheme is effectively in place between the host and the network interface circuitry.


In some examples, the rate at which transmission progress reports are provided by the network interface circuitry to the host is moderated. For example, it may be desirable to provide a progress indication when a preset number of packets or a preset number of bytes have been transmitted, rather than every time a packet is transmitted.


We now discuss particulars of what may be considered a “packet.” A packet is typically constructed as payload and a sequence of headers (at least one header), each header perhaps encapsulated in a lower layer header. The lowest layer is typically called the Medium Access Control (MAC) layer, though other identifiers are possible (e.g., under a generalized ISO 7-layer model). A MAC packet is usually called a frame, and includes a MAC header, payload bytes and a trailer. An example MAC layer is Ethernet. Encapsulated in a MAC frame is typically an upper layer protocol packet. In the context of the Internet, the most common protocol is the Internet Protocol (IP). Another common protocol encapsulated in the MAC frame is the Address Resolution Protocol (ARP). Encapsulated in an IP packet is typically a higher layer (transport layer) packet, such as a TCP or a UDP packet.


As mentioned above, in some examples, packets are formed in the host and “tunneled” through the intelligent network interface circuitry. In some examples, packets are formed in the intelligent network interface circuitry, encapsulating data (e.g., operating system or application payload or even other packets). In either case, packets that are not caused to be transmitted to the network (per the traffic management) are typically queued for transmission in a memory associated with the intelligent network interface circuitry. In order to recover the framing information, it may be necessary to read the framing information from the memory before transmitting each packet. As an example, the framing information associated with each packet may include a number of bytes that indicate the size of the packet. These bytes may be appended or pre-pended to the packet payload. Another possible implementation provides the framing information out of band, in a manner that allows the network interface circuitry to match the provided framing information with the associated packet. As an example, if the framing information and the packets are processed in two different First In First Out (FIFO) queues, the framing information at the head of the framing FIFO is easily associated with the corresponding packet at the head of the packet FIFO.


Transport layer (e.g., TCP or UDP) checksum offload is provided by most modern conventional network adapters. In the context of the Internet, transport layer checksums are typically computed over all the payload bytes of a packet and inserted in the header of the packet. As a result, a store and forward operation is utilized in order to compute the checksum and insert the computed checksum into the packet header.


When the state associated with traffic management is such that a packet is held in buffer memory of the network interface circuitry, it may be desirable to minimize the delay associated with saving the packet into the buffer memory. Similarly, when the state associated with traffic management is such that a packet is transmitted to the network as the packet is received from the host, it may be desirable to minimize the delay associated with sending the packet out on the network.


A method is described to compute the checksum and insert the checksum into the header of a packet, typically at the cost of one store-and-forward delay, regardless of whether the packet is to be provided to the network as the packet is received from the host, or the packet is to instead be saved in the memory associated with the intelligent network interface circuitry, e.g., based on the traffic management state.


In particular, from the perspective of checksum computation and insertion, a packet can be viewed as a sequence of bytes. In general, for the purpose of checksum computation and insertion, there are conceptually at least two byte offsets of interest within this byte sequence. The first is an indication of the byte offset for starting checksum computation. The second is an indication of the byte offset where the computed checksum is to be inserted.


From the perspective of Internet checksum computation specifically, the IP protocol specifies that the IP checksum is computed over the IP header part of a packet. The TCP (and UDP) protocols specify that the TCP (and UDP) checksum is computed over the TCP (and UDP) header and payload parts of the packet. In addition, the TCP (and UDP) checksum includes fields from the IP header part of the packet. The combination of the IP fields and the TCP (or UDP) header is known by some as a “pseudo-header.”


We discuss several approaches to computing and inserting the checksums (e.g., IP and TCP or UDP). One approach includes parsing the appropriate data to be processed to decompose a sequence of bytes into a sequence of headers, and a payload, according to the encapsulated layers. The possibly multiple different checksums are then computed and inserted at the appropriate location in the corresponding header.


Another approach uses an indication of the two offsets for each of the protocols requiring a checksum. In one example implementation, the indication is provided by the host software. For the purpose of generating the pseudo-header for the transport checksums, it is possible to avoid parsing the IP header by supplying the partial checksum, pre-computed, for the IP fields for the pseudo-header. In one example, the partial checksum is provided by the host software.


As discussed above, it may be desirable that the processing in the intelligent network interface circuitry be capable of modulating the transmission of the packets across the network to have desired data rate characteristics. As an example, data transmission may be modulated based on a desired peak transmission rate to, for example, operate to defined quality of service transmission characteristics for particular customers, smooth out (i.e., not propagate) jitter from a data source, and/or attempt to match the receive capabilities of receiving peer devices.



FIG. 1 broadly illustrates modulating data transmission. A data source 50 is a source of data to be transmitted. For example, the data source 50 may be a host computer. A network interface controller 52 (or NIC) handles transmission of data, according to the traffic management to a peer 54 over a network. A data transmission modulator 56 controls the traffic management according to desired data transmission characteristics and based on feedback 58 (e.g., modulation event tokens) from the modulation event processing device 60 to the data transmission modulator 56. Packets received by the network interface circuitry 52 from the data source 50 are stored in a packet FIFO 62. A checksum module 64 examines the byte stream arriving to the FIFO 62, and computes the appropriate checksums using checksum offsets associated with the arriving packet. The checksum module 64 inserts the computed checksum at the appropriate offsets in the packet when the packet is streamed out of the FIFO 62.


Broadly speaking, the traffic management functionality controls the delivery of data across the network to nominally have desired data rate characteristics, and a transmission traffic management capability may be accomplished using various architectures. Typically, an indication of the desired characteristics for data delivery are provided from a host computer. In some cases, the desired characteristics associated with the traffic management are based at least partly on characteristics of the network.


We now describe a specific example of the intelligent network interface circuitry modulating the transmission of data across the network. In the specific example, a flow processor architecture for packet processing is employed, and a traffic management capability manages the operation of the flow processor (or, at least, portions of the flow processor) to control the flow of data communication via the network between the network intelligent network interface circuitry and peer devices. While the processor architecture in the described example is a flow processor architecture, other architectures (perhaps not even processors) may be employed.


Turning now to FIG. 2, the flow processor architecture of the intelligent network interface circuitry 100, having transmission traffic management capability, is described. An arbiter 102 arbitrates among various signals such as headers of control messages from a host (104a), transmission modulation event tokens (104c), and framing feedback messages (104d) from the payload manager block 118. Before proceeding to describe the remainder of the processor architecture, it is noted by way of introduction that the transmission modulation event tokens 104c, provided to the arbiter 102 via a transmission event modulator 106, are employed to modulate the transmission of data across the network from the intelligent network interface circuitry. It is noted that the arbiter 102 is a feature of the particular flow processor architecture of the FIG. 2 device and would typically have only an indirect effect on the transmission traffic management capability.


When the arbiter 102 operates to allow a transmission modulation event through (the source of the transmission modulation event tokens, including the transmission event modulator 106, is discussed in detail later), the transmission modulation event provides a stream traffic state identifier (TID) 107 to the Traffic Control Block TCB 114. The TCB loads the current state and attributes for the stream. Based on the current stream state and attributes provided from the TCB 114, the stream manager 112 decides how to appropriately modify the stream state and provides, to the payload command manager 116, an indication of the amount of data to be transmitted if applicable, as well as possibly an indication of modification to the stream state. Based on these indications, the payload command manager 116 issues one or more appropriate payload commands to the payload manager block 118. Furthermore, as appropriate based on the modified stream state and the availability of additional data to send for the stream, the stream manager 112 provides transmission modulation event tokens to the transmission event modulator 106.


The stream manager 112 writes the modified stream state and attributes back into the TCB 114. The read, modify and write of the stream state and attributes is done in an atomic operation.


Depending on the implementation, the stream manager 112 may recover the framing information associated with the next packet on the queue for transmission, a step preceding the transmission of the packet. In one example, the stream manager 112 provides an indication of the location in memory, where the framing information is located, to the payload command manager 116 or a similar module tasked with issuing memory commands. Based on this indication, the payload command manager 116 issues appropriate commands to the payload manager 118, or a similar module tasked with interfacing to memory. The payload manager then returns the framing information to the stream manager 112.


The payload manager block 118 provides the packet to the transmission block 120 (as discussed above, based on payload commands from the payload command manager 116).


As discussed above, the transmission modulation event tokens originate in the stream manager 112 and are provided to the transmission event modulator 106. In the example discussed above, a transmission modulation event is provided to the transmission event modulator 106 as the ultimate result of the arbiter 102 operating to allow a transmission modulation event through.


We now discuss the operation of a detailed example of the transmission event modulator 106, with specific reference to the FIG. 2 transmission event modulator 201 (an example of the transmission event modulator 106 in FIG. 1) and also with reference to FIG. 1.


We now discuss FIG. 2 in some detail. Referring to FIG. 2, a transmission event modulator 201 (as discussed above, a specific example of the FIG. 1 transmission event modulator 106) includes a data structure 202 provided to hold transmission modulation event tokens sent by the payload command manager 116 to the transmission event modulator 201.


In the FIG. 2 example, the FIFO's 204a through 204h (generally, 204) are usable for providing a shaping function. In general, then, modulation event tokens are stored into the appropriate portion of the data structure based on desired data transmission characteristics for the stream to which the modulation event token corresponds. For example, each FIFO 204 may correspond to a different Quality of Service promise.


We now discuss shaping. In one example, there are three types of shaping queues. One type of shaping queue is a FIFO, which provides control over the inter-packet delay for a group (class) of streams, while a second type is a FIFO which provides control over the inter-packet delay within a single stream. A third shaping queue is a heap structure, which graduates timers based on a deadline which is associated with each. When a timer is inserted into the heap, the deadline is determined based on the current time and the desired graduation delay.


The mapping of streams to shaping queues determines the shaping type (per-class or per-stream). The first type of shaping (per class) may be accomplished by having a single FIFO (modulation queue) being configured to graduate modulation event tokens based on the time elapsed since the last token was graduated. The second type of shaping (per stream) may be accomplished by having a single FIFO configured to graduate timers based on a deadline carried by each timer. Whenever a timer is inserted in the FIFO, its graduation time is set to a fixed delay from the current time. The overall effect is that data for each stream is transmitted at the same fixed rate, whereas the first type of shaping realizes a fixed rate on a per-class basis. The per-stream shaping can also be accomplished by using the heap structure.


A third example of shaping allows byte rate control on a per-class basis. Whenever a timer is inserted in the FIFO, the size of the associated packet is indicated along with it. When the timer graduates, a time proportional to the associated size needs to elapse before the following timer is graduated.


In some examples, triggering of a timer associated with a FIFO 214 means only that a modulation event in the FIFO 214 is ready to graduate out of the FIFO 214 and into the arbiter 102 (FIG. 1), not that the modulation event actually does so graduate. That is, as mentioned above, in some examples, an arbiter/selector 216 is provided at the output of the FIFO's 214 to arbitrate among those modulation event tokens that are ready to graduate. The arbiter 216 may be configured according to, for example, a priority scheme, round robin scheme, or other arbitration scheme.


For example, a weighted round robin scheme may be employed, where the weight for a modulation event varies according to how much data there is to send for the stream or group of streams corresponding to that modulation event.

Claims
  • 1. A method of operating intelligent network interface circuitry to facilitate the tunneling of packets between at least one process, executing on a host computer, and a peer via a network, via the network interface circuitry, comprising: receiving packets from the process executing on the host computer, wherein the process executing on the host computer includes at least transport layer protocol processing, with respect to data being provided from the host computer to the peer, to at least partially form the packets, and wherein each of the partially formed packets belongs to one of a plurality of flows;maintaining a plurality of desired transmission rate characteristics, each maintained desired transmission rate characteristic corresponding to a different one of the plurality of flows;determining to which of the plurality of flows each packet belongs based on a characteristic of the packet;transmitting the received packets out to the network such that, for each of the plurality of flows, packets belonging to that flow are transmitted based on an indication of the desired transmission rate characteristic corresponding to that flow, maintained by the network interface controller;whereby the packets are tunneled through the network interface circuitry and the transmission of the packets is modulated out to the network.
  • 2. The method of claim 1, further comprising: computing and inserting at least one checksum into the packets that are received from the process executing on the host computer and are transmitted in the packets transmitting step.
  • 3. The method of claim 2, wherein: receiving a packet from the process executing on the host includes: storing the received packet into a first in, first out data structure; andreceiving an indication of the starting byte offset for computing the checksum; andcomputing the checksum for the received packet; andreceiving an indication of the byte offset for inserting the checksum; andthe computed checksum is inserted into the packet at the indicated offset in the packet transmitting step, as the packet data is retrieved out of the first in, first out data structure.
  • 4. The method of claim 2, wherein: a partial checksum is provided to the intelligent network interface circuitry from the host; andthe partial checksum is used in the checksum computing step.
  • 5. The method of claim 1, wherein: at least part of the packet is held in a memory associated with the intelligent network interface circuitry prior to being transmitted over the network; andthe packet framing is recovered in part through accessing the memory prior to transmitting packets over the network.
  • 6. A method of operating intelligent network interface circuitry to facilitate the transfer of data between at least one process, executing on a host computer, and a peer via a network, comprising: receiving data from the process executing on the host computer;maintaining a plurality of desired transmission rate characteristics, each maintained desired transmission rate characteristic corresponding to a different one of a plurality of flows, and each of a plurality of packets including the received data belonging to one of the plurality of flows;determining to which of the plurality of flows each packet belongs based on a characteristic of the packet;for each of the plurality of flows, deciding whether to transmit packets belonging to that flow out to the network based on data indicative of the desired transmission rate characteristic for that flow; andtransmitting the packets based on the deciding step.
  • 7. The method of claim 6, wherein: the step of deciding whether to transmit packets is, for each of the plurality of flows, further based at least in part on at least one of a group consisting of an indication received from the peer and a state of the network.
  • 8. The method of claim 6, wherein: the desired transmission rate characteristics include at least one of a group consisting of a rate of packet transmission and a number of bytes to be transmitted per unit of time.
  • 9. The method of claim 8, wherein: priorities associated with the flows are based at least in part on an amount of data to be transmitted for the separate flows.
  • 10. The method of claim 6, wherein: determining to which of the plurality of flows each packet belongs based on a characteristic of the packet includes providing at least a portion of each packet to a content-addressable memory.
  • 11. The method of claim 10, wherein: the content addressable memory includes, for at least some of the entries, mask information that is applied to the at least a portion of the packets before providing the at least a portion to the content-addressable memory.
  • 12. The method of claim 6, wherein: the desired transmission rate characteristics include at least one of a group consisting of a rate of packet transmission and a number of bytes to be transmitted per unit of time.
  • 13. The method of claim 6, further comprising: computing and inserting at least one checksum into a packet that is transmitted in the packets transmitting step.
  • 14. The method of claim 13, wherein: the checksum computing and inserting step includes processing offset indications provided to the intelligent network interface circuitry, wherein the offset indications indicate a start checksum offset into the packet and insert checksum offset into the packet, for each checksum.
  • 15. The method of claim 13, wherein: a partial checksum is provided to the intelligent network interface circuitry from the host; andthe partial checksum is used in the checksum computing step.
  • 16. The method of claim 6, wherein: notwithstanding the desired rate transmission characteristic indications, the step of deciding whether to transmit packets including the received data out to the network is additionally subject to priority processing based on priorities associated with the flows.
  • 17. The method of claim 16, wherein: the priorities associated with the categories are based at least in part on an amount of data to be transmitted for the separate flows.
  • 18. The method of claim 6, wherein: the transmit packets deciding step is based at least in part on at least one of the group consisting of an indication received from the peer, and a state of the network.
  • 19. The method of claim 6, wherein: at least part of the packet is held in a memory of the intelligent network interface circuitry prior to being transmitted over the network; andas a result of the packet transmitting step, the packet framing is recovered in part through accessing the memory.
  • 20. A method of operating intelligent network interface circuitry to facilitate the tunneling of packets between at least one process, executing on a host computer, and a peer via a network, via the network interface circuitry, comprising: receiving packets from the process executing on the host computer, wherein the process executing on the host computer includes at least transport layer protocol processing, with respect to data being provided from the host computer to the peer, to at least partially form the packets; andtransmitting the received packets out to the network based on an indication of a desired transmission rate characteristic, corresponding to a flow, maintained by the network interface controller;whereby the packets are tunneled through the network interface circuitry and the transmission of the packets is modulated out to the network,the method further comprising computing and inserting at least one checksum into the packets that are received from the process executing on the host computer and are transmitted in the packets transmitting step,wherein:receiving a packet from the process executing on the host includes: storing the received packet into a first in, first out data structure; andreceiving an indication of the starting byte offset for computing the checksum; andcomputing the checksum for the received packet; andreceiving an indication of the byte offset for inserting the checksum; andthe computed checksum is inserted into the packet at the indicated offset in the packet transmitting step, as the packet data is retrieved out of the first in, first out data structure.
  • 21. A method of operating intelligent network interface circuitry to facilitate the transfer of data between at least one process, executing on a host computer, and a peer via a network, comprising: receiving data from the process executing on the host computer;deciding whether to transmit packets including the received data out to the network based on data indicative of a desired transmission rate characteristic for a flow to which the packets correspond; andtransmitting the packets based on the deciding step,
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 11/313,003, filed Dec. 19, 2005, entitled “METHOD FOR TRAFFIC SCHEDULING IN INTELLIGENT NETWORK INTERFACE CIRCUITRY,” now patented as U.S. Pat. No. 7,660,264, which is incorporated herein by reference in its entirety.

US Referenced Citations (173)
Number Name Date Kind
4445116 Grow Apr 1984 A
4533996 Hartung et al. Aug 1985 A
5058110 Beach et al. Oct 1991 A
5497476 Oldfield et al. Mar 1996 A
5778189 Kimura et al. Jul 1998 A
5937169 Connery et al. Aug 1999 A
6087581 Emmer et al. Jul 2000 A
6141705 Anand et al. Oct 2000 A
6226680 Boucher et al. May 2001 B1
6240094 Schneider May 2001 B1
6247060 Boucher et al. Jun 2001 B1
6334153 Boucher et al. Dec 2001 B2
6389479 Boucher et al. May 2002 B1
6393487 Boucher et al. May 2002 B2
6397316 Fesas, Jr. May 2002 B2
6401117 Narad et al. Jun 2002 B1
6401177 Koike Jun 2002 B1
6427171 Craft et al. Jul 2002 B1
6427173 Boucher et al. Jul 2002 B1
6434620 Boucher et al. Aug 2002 B1
6460080 Shah et al. Oct 2002 B1
6470415 Starr et al. Oct 2002 B1
6510164 Ramaswamy et al. Jan 2003 B1
6564267 Lindsay May 2003 B1
6591302 Boucher et al. Jul 2003 B2
6594268 Aukia et al. Jul 2003 B1
6625671 Collette et al. Sep 2003 B1
6658480 Boucher et al. Dec 2003 B2
6681244 Cross et al. Jan 2004 B1
6687758 Craft et al. Feb 2004 B2
6697868 Craft et al. Feb 2004 B2
6701372 Yano et al. Mar 2004 B2
6708223 Wang et al. Mar 2004 B1
6708232 Obara Mar 2004 B2
6717946 Hariguchi et al. Apr 2004 B1
6751665 Philbrick et al. Jun 2004 B2
6757245 Kuusinen et al. Jun 2004 B1
6757746 Boucher et al. Jun 2004 B2
6792502 Pandya et al. Sep 2004 B1
6798743 Ma et al. Sep 2004 B1
6807581 Starr et al. Oct 2004 B1
6813652 Stadler et al. Nov 2004 B2
6862648 Yatziv Mar 2005 B2
6907042 Oguchi Jun 2005 B1
6925055 Erimli et al. Aug 2005 B1
6938092 Burns Aug 2005 B2
6941386 Craft et al. Sep 2005 B2
6965941 Boucher et al. Nov 2005 B2
6996070 Starr et al. Feb 2006 B2
7031267 Krumel Apr 2006 B2
7042898 Blightman et al. May 2006 B2
7076568 Philbrick et al. Jul 2006 B2
7089289 Blackmore et al. Aug 2006 B1
7089326 Boucher et al. Aug 2006 B2
7093099 Bodas et al. Aug 2006 B2
7114096 Freimuth et al. Sep 2006 B2
7124205 Craft et al. Oct 2006 B2
7133902 Saha et al. Nov 2006 B2
7133914 Holbrook Nov 2006 B1
7133940 Blightman et al. Nov 2006 B2
7136355 Lin et al. Nov 2006 B2
7164656 Foster et al. Jan 2007 B2
7167926 Boucher et al. Jan 2007 B1
7167927 Philbrick et al. Jan 2007 B2
7174393 Boucher et al. Feb 2007 B2
7185266 Blightman et al. Feb 2007 B2
7191241 Boucher et al. Mar 2007 B2
7191318 Tripathy et al. Mar 2007 B2
7239642 Chinn et al. Jul 2007 B1
7254637 Pinkerton et al. Aug 2007 B2
7260631 Johnson et al. Aug 2007 B1
7284047 Barham et al. Oct 2007 B2
7313623 Elzur et al. Dec 2007 B2
7320042 Trainin et al. Jan 2008 B2
7349337 Mahdavi Mar 2008 B1
7376147 Seto et al. May 2008 B2
7408906 Griswold et al. Aug 2008 B2
7447795 Naghshineh et al. Nov 2008 B2
7453892 Buskirk et al. Nov 2008 B2
7457845 Fan et al. Nov 2008 B2
7474670 Nowshadi Jan 2009 B2
7493427 Freimuth et al. Feb 2009 B2
7533176 Freimuth et al. May 2009 B2
7583596 Frink Sep 2009 B1
7596634 Mittal et al. Sep 2009 B2
7609696 Guygyi et al. Oct 2009 B2
7616563 Eiriksson et al. Nov 2009 B1
7656887 Okuno Feb 2010 B2
7660264 Eiriksson et al. Feb 2010 B1
7660306 Eiriksson et al. Feb 2010 B1
7715436 Eiriksson et al. May 2010 B1
7724658 Eiriksson et al. May 2010 B1
7735099 Micalizzi, Jr. Jun 2010 B1
7746780 Seo Jun 2010 B2
7751316 Yarlagadda et al. Jul 2010 B2
7760733 Eiriksson et al. Jul 2010 B1
7813339 Bar-David et al. Oct 2010 B2
7826350 Michailidis et al. Nov 2010 B1
7831720 Noureddine et al. Nov 2010 B1
7831745 Eiriksson et al. Nov 2010 B1
7924840 Eiriksson et al. Apr 2011 B1
7945705 Eiriksson et al. May 2011 B1
20010010046 Muyres et al. Jul 2001 A1
20010021949 Blightman et al. Sep 2001 A1
20020039366 Sano Apr 2002 A1
20030018516 Ayala et al. Jan 2003 A1
20030035436 Denecheau et al. Feb 2003 A1
20030067884 Abler et al. Apr 2003 A1
20030200284 Philbrick et al. Oct 2003 A1
20030204631 Pinkerton et al. Oct 2003 A1
20040003094 See Jan 2004 A1
20040028069 Tindal et al. Feb 2004 A1
20040030745 Boucher et al. Feb 2004 A1
20040042487 Ossman Mar 2004 A1
20040054813 Boucher et al. Mar 2004 A1
20040062245 Sharp et al. Apr 2004 A1
20040062246 Boucher et al. Apr 2004 A1
20040064578 Boucher et al. Apr 2004 A1
20040064590 Starr et al. Apr 2004 A1
20040073703 Boucher et al. Apr 2004 A1
20040078480 Boucher et al. Apr 2004 A1
20040088262 Boucher et al. May 2004 A1
20040100952 Boucher et al. May 2004 A1
20040111535 Boucher et al. Jun 2004 A1
20040158640 Philbrick et al. Aug 2004 A1
20040165592 Chen et al. Aug 2004 A1
20040190533 Modi et al. Sep 2004 A1
20040199808 Freimuth et al. Oct 2004 A1
20040213235 Marshall et al. Oct 2004 A1
20040240435 Craft et al. Dec 2004 A1
20050071490 Craft et al. Mar 2005 A1
20050083935 Kounavis et al. Apr 2005 A1
20050120037 Maruyama et al. Jun 2005 A1
20050125195 Brendel Jun 2005 A1
20050135378 Rabie et al. Jun 2005 A1
20050135412 Fan Jun 2005 A1
20050147126 Qiu et al. Jul 2005 A1
20050190787 Kuik et al. Sep 2005 A1
20050216597 Shah et al. Sep 2005 A1
20050259644 Huitema et al. Nov 2005 A1
20050259678 Gaur Nov 2005 A1
20050289246 Easton et al. Dec 2005 A1
20060031524 Freimuth Feb 2006 A1
20060039413 Nakajima et al. Feb 2006 A1
20060075119 Hussain Apr 2006 A1
20060080733 Khosmood et al. Apr 2006 A1
20060098675 Okuno May 2006 A1
20060133267 Alex et al. Jun 2006 A1
20060168649 Venkat et al. Jul 2006 A1
20060206300 Garg et al. Sep 2006 A1
20060209693 Davari et al. Sep 2006 A1
20060221946 Shalev et al. Oct 2006 A1
20060281451 Zur Dec 2006 A1
20070011358 Wiegert et al. Jan 2007 A1
20070033301 Aloni et al. Feb 2007 A1
20070064737 Williams Mar 2007 A1
20070070901 Aloni et al. Mar 2007 A1
20070083638 Pinkerton et al. Apr 2007 A1
20070086480 Elzur et al. Apr 2007 A1
20070110436 Bennett May 2007 A1
20070143848 Kraemer et al. Jun 2007 A1
20070162572 Aloni et al. Jul 2007 A1
20070201474 Isobe Aug 2007 A1
20070233892 Ueno Oct 2007 A1
20080002731 Tripathi et al. Jan 2008 A1
20080016511 Hyder et al. Jan 2008 A1
20080043750 Keels et al. Feb 2008 A1
20080135415 Han et al. Jun 2008 A1
20080168190 Parthasarathy et al. Jul 2008 A1
20080232386 Gorti et al. Sep 2008 A1
20080273532 Bar-David et al. Nov 2008 A1
20090172301 Ebersole et al. Jul 2009 A1
20100023626 Hussain et al. Jan 2010 A1
Continuations (1)
Number Date Country
Parent 11313003 Dec 2005 US
Child 12643897 US