H. Onda et al, "A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory" IEDM Tech. Digest 1992, pp. 599-602. |
Hitoshi Kume, "A 1.28.mu.m.sup.2 Contactless Memory Cell Technology for a 3V-Only 64 Mbit and Future Flash Memories" IEDM Tech. Digest 1993, pp. 19-22. |
Yosiaki S. Hisamune, "A High Capacitive-Coupling Ratio (HiCR) Cell for 3 V-Only 64 Mbit and Future Flash Memories" IEDM Tech. Digest 1993, pp.19-22. |
H. Shirai, et al, "A 0.54.mu.m.sup.2 Self-Aligned, HSG Floating Gate Cell (SAHF Cell) for 256Mbit Flash Memories", IEEE, 1995, pp. 653-656. |
S. Ueno et al, "Optimum Votage Scaling Methodology for Low Voltage Operation of CHE type Flash EEPROMs with High Reliability, Maintaining the Constant Performance", 1996 Symposium on VLSI Technology Digest of Technical Papers, IEEE, 1996, pp. 54-55. |