This application is a continuation of U.S. patent application Ser. No. 08/559,206, filed Nov. 13, 1995, U.S. Pat. No. 5,636,125 which is a continuation of U.S. patent application Ser. No. 08/223,826, filed Apr. 19, 1994, now U.S. Pat. No. 5,495,416, which issued on Feb. 27, 1996, entitled "COMPUTER IMPLEMENTED METHOD FOR PRODUCING OPTIMIZED CELL PLACEMENT FOR INTEGRATED CIRCUIT CHIP," by Michael D. Rostoker, James S. Koford, Edwin R. Jones, Douglas B. Boyle, and Ranko Scepanovic.
Number | Name | Date | Kind |
---|---|---|---|
4306286 | Cocke et al. | Dec 1981 | |
4484292 | Hong et al. | Nov 1984 | |
4495559 | Gelatt, Jr. et al. | Jan 1985 | |
4612618 | Pryor et al. | Sep 1986 | |
4615011 | Linsker | Sep 1986 | |
4621339 | Wagner et al. | Nov 1986 | |
4656580 | Hitchcock, Sr. et al. | Apr 1987 | |
4850027 | Kimmel | Jul 1989 | |
4872125 | Catlin | Oct 1989 | |
4908772 | Chi | Mar 1990 | |
5051895 | Rogers | Sep 1991 | |
5136686 | Koza | Aug 1992 | |
5140526 | McDermith et al. | Aug 1992 | |
5140530 | Guha et al. | Aug 1992 | |
5144563 | Date et al. | Sep 1992 | |
5157778 | Bischoff et al. | Oct 1992 | |
5159682 | Toyonaga et al. | Oct 1992 | |
5200908 | Date et al. | Apr 1993 | |
5202840 | Wong | Apr 1993 | |
5208759 | Wong | May 1993 | |
5222029 | Hooper et al. | Jun 1993 | |
5222031 | Kaida | Jun 1993 | |
5224056 | Chene et al. | Jun 1993 | |
5245550 | Miki et al. | Sep 1993 | |
5249259 | Harvey | Sep 1993 | |
5251147 | Finnerty | Oct 1993 | |
5255345 | Shaefer | Oct 1993 | |
5267176 | Antreich et al. | Nov 1993 | |
5495419 | Rostoker et al. | Feb 1996 | |
5557533 | Koford et al. | Sep 1996 | |
5636125 | Rostoker et al. | Jun 1997 | |
5682322 | Boyle et al. | Oct 1997 |
Entry |
---|
Mohan, S. and Matumder, Pinaki, "Wolverines-Standard Cell Placement on a Network of Workstations", IEEE, vol. 12 No. 9 Sep. 1993. |
Sherwani, Naveed, "Algorithms for VLSI Physical design automation," Kluwer Academic Publishers, 1993. |
Nowatzyk, A. and Parkin, M., "The S3.mp Interconnect System & TIC Chip", Proceedings of IEEE Computer society HOT Interconnect Symposium, Stanford Univ., 1993. |
Lenoski, Daniel, et al., "The Stanford Dash Multiprocessor", Computer, Mar. 1992. |
Koza, John, Genetic Programming, MIT Press, Cambridge, MA 1993, pp. 94-101 and 173. |
Sechen, Carl and Sangiovanni-Vincentelli, Alberto, "TimberWolf 3.2: A New Standard Cell Placement and Global Routing Package", IEEE 23rd Design Automaton Conference, 1986, Paper 26.1. |
Shahookar, Khushro and Mazumder, Pinaki, "A Genetic Approach to Standard Cell Placement Using Meta-Genetic Parameter Optimization", IEEE Transactions on Computer-Aided Design, vol. 9, No. 5, May 1990. |
Number | Date | Country | |
---|---|---|---|
Parent | 559206 | Nov 1995 | |
Parent | 229826 | Apr 1994 |