This application claims the benefit under 35 USC §119(a) of Indian Patent Application No. 201641015928 filed on May 6, 2016, in the Indian Patent Office and Korean Patent Application No. 10-2017-0007241 filed on Jan. 16, 2017, in the Korean Intellectual Property Office, the entire disclosures of which are incorporated herein by reference for all purposes.
The following description relates to a wireless communication system, and more particularly, to a mechanism for compensating a carrier frequency offset (CFO) in a receiver.
In a wireless communication system, signal demodulation in a receiver may be affected by a carrier frequency offset (CFO). In general, a CFO may result from a mismatch between a local oscillator (LO) frequency in a transmitter configured to up-convert a baseband signal to a passband signal and an LO frequency in a receiver configured to down-convert the received passband signal to a baseband signal. For example, such a CFO may occur in a wireless sensor network in addition to a multi-user multi-antenna communication system.
Such a mismatch may result in a deviation of values in received samples, and thus demodulation of a given symbol may result in an erroneous decision. Further, the CFO may result in each of samples multiplied by a complex phasor. The CFO may be accumulated in symbol demodulation, and more adversely affect the demodulation as a data length increases. In addition to an influence on demodulation of baseband data, the mismatch may also change desired properties of a received preamble. Thus, synchronization and other operations based on the received preamble may be affected.
Thus, there is a desire for a simple and robust mechanism for estimating a CFO and compensating the CFO in a receiver.
This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is this Summary intended to be used as an aid in determining the scope of the claimed subject matter.
In one general aspect, a method to compensate a carrier frequency offset (CFO) in a receiver, the method includes receiving discrete time samples, obtaining a sample vector from the received discrete time samples, obtaining tentative CFO estimates based on the sample vector, selecting a CFO having a greatest compensation coefficient from the tentative CFO estimates, and compensating the CFO in the received discrete time samples. Each of the tentative CFO estimates is associated with a compensation coefficient.
The obtaining of the sample vector may include obtaining sliding vectors from the received discrete time samples, dividing each of the sliding vectors into at least four sub-blocks, obtaining a correlation coefficient for each of the sliding vectors based on the at least four sub-blocks, and selecting, as the sample vector, a sliding vector having a greatest correlation coefficient from the sliding vectors.
The correlation coefficient for each of the sliding vectors may be obtained by adding an absolute value of a dot product between a first sub-block and a fourth sub-block and an absolute value of a dot product between a second sub-block and a third sub-block.
The obtaining of the tentative CFO estimates may include obtaining angles corresponding respectively to the tentative CFO estimates, and dividing a corresponding angle by a denominator term.
The method may further include obtaining a sub-period by identifying similar elements and elements of an opposite polarity being separated by a time duration equal to the sub-period, and obtaining, as the denominator term, a product of a multiplication of a numerical value 2, pi (π), and the sub-period.
The obtaining of the angles may include obtaining, as a first angle of the angles, an angle between elements of the sample vector, obtaining, as a second angle of the angles, a negative value opposite to the first angle, and obtaining a remaining angle of the angles excluding the first angle and the second angle based on a preamble angle. The preamble angle refers to an angle between samples separated from one another by a time duration equal to a preamble period.
The selecting of the CFO may include obtaining corresponding compensated vectors by compensating the sample vector using the tentative CFO estimates, obtaining compensation coefficients corresponding respectively to the corresponding compensated vectors, and selecting, as the CFO, one of the tentative CFO estimates for a corresponding compensated vector having a greatest compensation coefficient from the tentative CFO estimates.
The obtaining of the compensation coefficients may include obtaining first half compensation coefficients corresponding to a first half of the compensation coefficients by correlating first half compensated vectors with an oversampled preamble sequence, and obtaining second half compensation coefficients corresponding to a second half of the compensation coefficients by correlating second half compensated vectors with a cyclic shift sequence.
The oversampled preamble sequence may be obtained by repeating each element of a preamble oversampling ratio (OSR).
The cyclic shift sequence may be obtained as a cyclic shift of the oversampled preamble sequence by a half-period number of samples. Here, a half-period may be equal to a product of a multiplication of the OSR and a half of a preamble length.
A non-transitory computer-readable storage medium may store instructions to cause computing hardware to perform the method.
In another general aspect, a receiver comprises a processor configured to compensate a CFO, receive discrete time samples and obtain a sample vector from the received discrete time samples, obtain tentative CFO estimates based on the sample vector and select a CFO having a greatest compensation coefficient from the tentative CFO estimates, and compensate the CFO in the received discrete time samples. Here, each of the tentative CFO estimates is associated with a compensation coefficient.
The receiver may further comprise a block detector configured to receive the discrete time samples and obtain the sample vector from the received discrete time samples; a CFO estimator configured to obtain the tentative CFO estimates based on the sample vector and select the CFO having the greatest compensation coefficient from the tentative CFO estimates, wherein each of the tentative CFO estimates is associated with the compensation coefficient; and a CFO compensator configured to compensate the CFO in the received discrete time samples.
The processor may obtain sliding vectors from the received discrete time samples and divide each of the sliding vectors into at least four sub-blocks, obtain a correlation coefficient for each of the sliding vectors based on the at least four sub-blocks, and select, as the sample vector, at least one sliding vector having a greatest correlation coefficient from the sliding vectors.
The correlation coefficient may be obtained by adding an absolute value of a dot product between a first sub-block and a fourth sub-block and an absolute value of a dot product between a second sub-block and a third sub-block.
The CFO estimator may obtain the tentative CFO estimates by obtaining angles corresponding respectively to the tentative CFO estimates and dividing a corresponding angle by a denominator term.
The processor may obtain a sub-period by identifying similar elements and elements of an opposite polarity being separated by a time duration equal to the sub-period, and obtain, as the denominator term, a product of a multiplication of a numerical value 2, pi (π), and the sub-period.
The processor may obtain an angle between elements of the sample vector as a first angle of the angles and a negative value opposite to the first angle as a second angle of the angles, and obtain a remaining angle of the angles excluding the first angle and the second angle based on a preamble angle. The preamble angle refers to an angle between samples separated from one another by a time duration equal to a preamble period.
The processor may obtain corresponding compensated vectors by compensating the sample vector using the tentative CFO estimates, obtain compensation coefficients corresponding respectively to the corresponding compensated vectors, select, as the CFO, one of the tentative CFO estimates for a corresponding compensated vector having a greatest compensation coefficient, and compensate for the received discrete time samples using the CFO.
The processor may obtain first half compensation coefficients of the compensation coefficients by correlating first half compensated vectors with an oversampled preamble sequence, and second half compensation coefficients of the compensation coefficients by correlating second half compensated vectors with a cyclic shift sequence.
The oversampled preamble sequence may be obtained by repeating each element of a preamble OSR.
The cyclic shift sequence may be obtained as a cyclic shift of a distributed preamble sequence by a half-period number of samples.
The receiver may be in compliance with an Institute of Electrical and Electronics Engineers (IEEE) 802.15.4q standard.
The receiver may further include a memory storing instructions to implement the processor to receive the discrete time samples and obtain the sample vector from the received discrete time samples; obtain the tentative CFO estimates based on the sample vector and select the CFO having the greatest compensation coefficient from the tentative CFO estimates, wherein each of the tentative CFO estimates is associated with the compensation coefficient; and compensate the CFO in the received discrete time samples.
Other features and aspects will be apparent from the following detailed description, the drawings, and the claims.
Throughout the drawings and the detailed description, the same reference numerals refer to the same elements. The drawings may not be to scale, and the relative size, proportions, and depiction of elements in the drawings may be exaggerated for clarity, illustration, and convenience.
The following detailed description is provided to assist the reader in gaining a comprehensive understanding of the methods, apparatuses, and/or systems described herein. However, various changes, modifications, and equivalents of the methods, apparatuses, and/or systems described herein will be apparent after an understanding of the disclosure of this application. For example, the sequences of operations described herein are merely examples, and are not limited to those set forth herein, but may be changed as will be apparent after an understanding of the disclosure of this application, with the exception of operations necessarily occurring in a certain order. Also, descriptions of features that are known in the art may be omitted for increased clarity and conciseness.
The features described herein may be embodied in different forms, and are not to be construed as being limited to the examples described herein. Rather, the examples described herein have been provided merely to illustrate some of the many possible ways of implementing the methods, apparatuses, and/or systems described herein that will be apparent after an understanding of the disclosure of this application.
Terms such as first, second, A, B, (a), (b), and the like may be used herein to describe components. Each of these terminologies is not used to define an essence, order, or sequence of a corresponding component but used merely to distinguish the corresponding component from other component(s). For example, a first component may be referred to as a second component, and similarly the second component may also be referred to as the first component.
It should be noted that if it is described in the specification that one component is “connected,” “coupled,” or “joined” to another component, a third component may be “connected,” “coupled,” and “joined” between the first and second components, although the first component may be directly connected, coupled or joined to the second component. In addition, it should be noted that if it is described in the specification that one component is “directly connected” or “directly joined” to another component, a third component may not be present therebetween. Likewise, expressions, for example, “between” and “immediately between” and “adjacent to” and “immediately adjacent to” may also be construed as described in the foregoing.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used herein, the singular forms “a,” “an,” and “the,” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including,” when used herein, specify the presence of stated features, integers, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, operations, elements, components, and/or groups thereof.
Unless otherwise defined, all terms, including technical and scientific terms, used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure pertains based on an understanding of the present disclosure. Terms, such as those defined in commonly used dictionaries, are to be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and are not to be interpreted in an idealized or overly formal sense unless expressly so defined herein.
In an example, a baseband signal x(t) may be up-converted to a higher frequency carrier signal in a transmitter, e.g., the transmitter may up-convert the baseband signal x(t) to the higher frequency carrier signal, and transmit the higher frequency carrier signal. That is, a baseband signal may be up-converted to a desired carrier frequency, for example, fc. The transmitted signal may be represented by Equation 1.
x′(t)=Re{x(t)ej2πf
A signal received by a receiver may be down-converted by a carrier frequency fc′, and represented by Equation 2.
y(t)=(x′(t)+j HT{x′(t)})e−j2πf
In Equation 2, HT{x′(t)} denotes a Hilbert transform of a signal x′(t). In addition, fc′=fc+δf, in which δf denotes a carrier frequency offset (CFO). That is, δf denotes a difference between fc′ and fc. y(t) may also be represented by Equation 3.
y(t)=x(t)e−j2πδft [Equation 3]
In Equation 3, x(t) is multiplied by a phasor, for example, a complex number e−j2πδft, of which an angle increases in proportion to a time or an index of samples in an output of an analog-to-digital converter (ADC). The multiplying of x(t) by the phasor may affect demodulation of data symbols.
A CFO may be estimated using a periodicity of a preamble, e.g., a period T may be obtained from a preamble. The period T may be identified from received discrete time samples, and the following operations may be performed to obtain a CFO estimate.
Equation 4 may be first calculated.
y(t)·y*(t−Y)=x(t)e−j2πδftx*(t−T)ej2πδf(t−T) [Equation 4]
Equation 4 may be represented by Equation 5.
y(t)·y*(t−T)=|x(t)|2·e−2πδfT [Equation 5]
In Equation 5, an angle of y(t)·y*(t−T) is equal to 2πδfT. Thus, the angle of y(t)·y*(t−T) may be represented by Equation 6.
∠{y(t)·y*(t−T)}=−2πδfT [Equation 6]
Thus, the CFO δf may be represented by Equation 7.
The angle of y(t)·y*(t−T) may have the following range.
∠{y(t)·y*(t−T)} is from −π to π.
An estimative CFO range may be obtained by substituting a value of T for Equation 7, e.g., in a case of an Institute of Electrical and Electronics Engineers (IEEE) 802.15.4q standard receiver of which a preamble period, or a period of a preamble, is 32, a duration of the preamble may be 32 microseconds (μs). Here, by substituting a value of T, for example, 32 μs (T=32 μs), for Equation 7 and applying a range of the angle of y(t)·y*(t−T), the CFO range may be from −15.625 kilohertz (kHz) to 15.625 kHz (−½T, ½T).
However, an IEEE 802.15.4q standard requires that all CFOs be within a ±40 parts-per million (ppm) range, which indicates a range from −192 kHz to +192 kHz. That is, the receiver having the estimated CFO range of −15.625 kHz to 15.625 kHz may not comply with the IEEE 802.15.4q standard. Thus, a conventional method of estimating a CFO using Equation 7 above may not be effective in a case in which the CFO range does not satisfy a requirement of the standard or other similar cases or situations. In addition, although a conventional compensation method using Equation 7 uses continuous time signals, CFO estimation and compensation may be actually performed on discrete time samples of the signals.
Examples to be described hereinafter relate to a method of compensating a CFO in a receiver. Although described hereinafter, the examples may be used to overcome a limitation in a range, for example, −15.625 kHz to +15.625 kHz, and expand such a CFO range to a range of −250 kHz to +250 kHz. Thus, the receiver may be compatible with the IEEE 802.15.4q standard. The method may include receiving, by the receiver, discrete time samples. The received discrete time samples may include discrete time samples of continuous time baseband signals. The method may also include obtaining, by the receiver, a sample vector from the received discrete time samples. In addition, the method may also include obtaining, by the receiver, tentative CFO estimates based on the sample vector. Here, each of the tentative CFO estimates may be associated with a compensation coefficient. Further, the method may also include selecting, by the receiver, a CFO having a greatest compensation coefficient from the tentative CFO estimates. Further, the method may also include compensating, by the receiver, the selected CFO in the received discrete time samples.
In one example, the obtaining of the sample vector from the received discrete time samples may include obtaining sliding vectors from the received discrete time samples. The method may also include dividing each of the sliding vectors into at least four sub-blocks. Further, the method may also include obtaining at least one correlation coefficient for each of the sliding vectors based on the four sub-blocks. Further, the method may also include selecting, as the sample vector, a sliding vector having a greatest correlation coefficient from the sliding vectors.
The correlation coefficient may be obtained by adding an absolute value of a dot product between a first sub-block and a fourth sub-block, and an absolute value of a dot product between a second sub-block and a third sub-block. Each of the tentative CFO estimates may be obtained by dividing a corresponding angle by a product of a multiplication of a numerical value 2, a constant pi (π), and a sub-period. Although described hereinafter, the tentative CFO estimates may be obtained based on
In one example, the selecting of the CFO from the tentative CFO estimates may include the following operations:
In one example, the obtaining of the compensation coefficients may include obtaining a plurality of first half compensation coefficient of the compensation coefficients by correlating a plurality of first half compensated vectors with an oversampled preamble sequence, and obtaining a plurality of second half compensation coefficients of the compensation coefficients by correlating a plurality of second half compensated vectors with a cyclic shift sequence. Although described hereinafter, the receiver may obtain the first half compensation coefficients based on
and the second half compensation coefficients based on
In one example, the oversampled preamble sequence may be obtained by repeating each element of a preamble oversampling ratio (OSR).
The cyclic shift sequence may be obtained as a cyclic shift of the oversampled preamble sequence by a half-period number of samples. The half-period number may be equal to a product of a multiplication of an OSR and a half of a preamble length.
Dissimilar to a conventional mechanism, such a mechanism proposed herein may be used to estimate a CFO and compensate the CFO by overcoming a limitation in a range, for example, −15.625 kHz to +15.625 kHz.
Referring to
The block detector 104 coupled to the controller 102 may receive a plurality of discrete time samples. The discrete time samples may include a signal received from a transmitter, for example, a baseband signal. In addition, the block detector 104 may obtain a sample vector from the received discrete time samples.
For convenience of description, the following description is based on a preamble sequence of the IEEE 802.15.4q standard. Such a sequence has a 32-bit length, as follows:
Xp={1 0−1 0 0−1 0−1 1 0 1 0 0−1 0 1 1 0 1 0 0−1 0 1−1 0 1 0 0 1 0 1}
The sequence Xp may be divided into a plurality of blocks, for example, four blocks ax, bx, cx, and dx, as follows:
ax={1 0−1 0 0−1 0−1}
bx={1 0 1 0 0−1 0 1}
cx={1 0 1 0 0−1 0 1}
dx={−1 0 1 0 0 1 0 1}
The block ax may be obtained from first eight elements, for example, a first element through an eighth element. The block bx may be obtained from next eight elements, for example, a ninth element through 16th element. The block cx may be obtained from next eight elements, for example, a 17th element through a 24th element. The block dx may be obtained from next eight elements, for example, a 25th element through a 32th element. Here, ax=−dx, and bx=dx.
Such a fact that ax=−dx and bx=cx may be used to identify a starting point of the block ax or the block cx in a stream of samples including the sequence Xp. Although described hereinafter, the block detector 104 may use the fact that ax=−dx and bx=cx to obtain the sample vector from the received discrete time samples.
Here, in the receiver 100, an OSR is assumed to be 1. The OSR refers to a ratio between a bit duration or, a symbol duration and a sampling period. The OSR is defined as a ratio between a sampling frequency and a bit rate. The OSR of 1 in the receiver 100 may indicate that a single sample is obtained per received bit. Hereinafter, a term “bit” and a term “symbol” are used interchangeably throughout the present disclosure. In addition, the received discrete time samples are denoted as a vector r. Thus, the received discrete time samples may correspond to a collection of samples r(1), r(2), buffsize. Here, buffsize denotes a buffer size of the receiver 100.
In a case that rslide(n) denotes a sliding vector, for example, a plurality of sliding vectors, in a sample n, rslide(n) may be obtained by collecting the received discrete time samples, for example, r(n) through r(n+OSR−1). Under the assumption of the OSR being 1, rslide(n) may include 32 samples. By dividing rslide(n) into at least four sub-blocks, sub-blocks ra(n), rb(n), rc(n), and rd(n) may be obtained. Here, a length of each of the sub-blocks ra(n), rb(n), rc(n), and rd(n) may be 8×OSR. The sub-block ra(n) may be obtained by collecting the first 8×OSR number of samples of rslide(n). The sub-block rb(n) may be obtained by collecting the second 8×OSR number of samples of rslide(n). The sub-block rc(n) may be obtained by collecting the third 8×OSR number of samples of rslide(n). The sub-block rd(n) may be obtained by collecting the fourth 8×OSR number of samples of rslide(n). The sub-blocks ra(n), rb(n), rc(n), and rd(n) may correspond to ax, bx, cx, and dx, respectively.
The block detector 104 coupled to the controller 102 may detect a block by performing a sliding window correlation, as represented by Equations 8 and 9.
bdindex=argmaxn{σ(n)} [Equation 8]
σ(n)=abs(ra(n)·rd*(n))+abs(rb(n)·rc*(n)) [Equation 9]
In Equation 9, ra(n)·rd*(n) denotes an inner product, or a dot product, between ra(n) and rd*(n). σ(n) denotes a correlation coefficient for rslide(n).
The sample vector may be obtained as rslide(bdindex) corresponding to σ(bdindex). The sample vector rslide(bdindex) may have a greatest value among all correlation coefficients, for example, σ(n) in which n=1, 2, . . . . Here, ra(bdindex)=rd*(bdindex) and rb(bdindex)=rc*(bdindex), and thus σ(bdindex) may be greatest among all the correlation coefficients, for example, σ(n) in which n=1, 2, . . . .
The sample vector may be used to estimate a CFO. Here, for notational convenience, the sample vector rslide(bdindex) is denoted as rsamp, and rsamp(k) denotes a kth element of the sample vector.
A period of a 32 preamble length in the IEEE 802.15.4q standard is 32 μs. The period may limit a maximum range of the CFO estimates to ±15.625 kHz. However, a range required by the IEEE 802.15.4q standard is ±192 kHz. The maximum range of the CFO estimates not meeting such a standard requirement may be overcome by identifying a sub-period in a preamble, for example, Xp. To meet the standard requirement, a 2 μs sub-period may need to be identified in the preamble. The receiver 100 may identify a sub-period, for example, Ts of 2 μs (Ts=2 μs), of two bits in; by identifying specific elements of the preamble sequence Xp. The identifying of a sub-period will be described in detail hereinafter.
The preamble sequence Xp may be as follows:
X={1 0−1 0 0−1 0−1 1 0 1 0 0−1 0 1 1 0 1 0 0−1 0 1−1 0 1 0 0 1 0 1}
A portion of the elements of Xp may be multiplied by an element, for example, an alternate element, positioned two shifts on a right side of the portion of the elements to generate a positive product. For example, a product of Xp(6)× Xp(8) is a positive value. For example, −1×−1=+1. In addition, a product of each of Xp(9)×Xp(11), Xp(17)×Xp(19), and Xp(30)×Xp(32) is a positive value. Here, the receiver 100 may obtain a set including an index of each of Xp(6), Xp(9), Xp(17), and Xp(30), for example, Sp={6, 9, 17, 30}.
In addition, a portion of the elements of Xp may be multiplied by an element, for example, an alternate element, positioned two shifts on a right side of the portion of the elements to generate a negative product, e.g., a product of Xp(1)×Xp(3) is a negative value. For example, 1×−1=−1. In addition, a product of each of Xp(14)×Xp(16), Xp(22)×Xp(24), and Xp(25)×Xp(27) is a negative value. The receiver 100 may obtain a set including an index of each of Xp(1), Xp(14), Xp(22), and Xp(25), for example, Sm={1, 14, 22, 25}.
An element corresponding an index included in the set Sp may be separated from an alternate element by Ts=2 μs, and an element corresponding to an index included in the set Sm may be separated from an alternate element by Ts=2 μs. Thus, the receiver 100 may identify a sub-period of 2 μs between some of the elements in the preamble of the period 32 μs.
When each element corresponding to an index included in each of the two sets Sp and Sm is multiplied by each alternate element, eight products may be generated. Although described hereinafter, such eight products may be used to estimate a CFO from the received discrete time samples.
When an angle between elements, or samples, having the sub-period of 2 μs is (φ2, an estimative CFO range may be expended based on the angle φ2. Hereinafter, calculating the angle φ2 will be described.
Referring to Equation 7 above, a CFO associated with φ2 may be represented by Equation 11.
In Equation 11, φ2 may be determined based on Equation 12.
φ2=φplus+φminus [Equation 12]
In Equation 12, φplus and φminus denote positive products and negative products, respectively. That is, φplus denotes products of multiplications between the elements corresponding to the indices included in the set Sp and corresponding alternate elements of the elements corresponding to the indices, and φminus denotes products of multiplications between the elements corresponding to the indices included in the set Sm and corresponding alternate elements of the elements corresponding to the indices. φplus may be determined based on Equation 13, and φminus may be determined based on Equation 14.
φplus=¼ΣnεS
φminus=¼ΣnεS
In one example, in the receiver 100 using an OSR not being 1, Equation 13 may be represented by Equation 15, and Equation 14 may be represented by Equation 16.
In one example, an index kn may be represented by Equation 17.
kn=1+(n−1)×OSR [Equation 17]
In one example, the block detector 104 may operate as follows; however, the operation of the block detector 104 is not limited to the following description.
The block detector 104 may obtain the sliding vectors based on the received discrete time samples. The block detector 104 may divide each of the sliding vectors into a plurality of sub-blocks, e.g., the block detector 104 may divide a sliding vector rslide(n) into ra(n), rb(n), rc(n), and rd(n). The block detector 104 may calculate a correlation coefficient for each of the sliding vectors, e.g., the block detector 104 may calculate a correlation coefficient σ(n) for the sliding vector rslide(n) by adding an absolute value of a dot product between ra(n) and rd*(n) (or rd(n)) and an absolute value of a dot product between rb(n) and rc*(n) (or rc(n)). Similarly, the block detector 104 may calculate a correlation coefficient for a remaining sliding vector. Thus, a plurality of correlation coefficients may be calculated. The block detector 104 may determine a maximum value among the correlation coefficients. The maximum value may be, for example, σ(bdindex). In such an example, the block detector 104 may determine rslide(bdindex) to be a sample vector rsamp.
The block detector 104 may identify similar elements in the sample vector rsamp and elements at an opposite polarity that are separated from the similar elements by a certain time duration in order to identify a sub-period. Here, a product of a multiplication of each of the similar elements and each of the elements at the opposite polarity corresponding to each of the similar elements that is separated from a corresponding similar element by the time duration may be a positive value or a negative value. For example, when rsamp is {1 0−1 0 0−1 0−1 1 0 1 0 0−1 0 1 1 0 1 0 0−1 0 1−1 0 1 0 0 1 0 1}, the block detector 104 may verify that a positive value, for example, 1, may be obtained when each of 6th, 9th, 17th, and 30th elements is multiplied by a corresponding element separate on a right side of each of the 6th, 9th, 17th, and 30th elements by a distance of 2. Also, the block detector 104 may verify that a negative value, for example, −1, may be obtained when each of 1st, 14th, 22th, and 25th elements is multiplied by a corresponding element separate on a right side of each of the 1st, 14th, 22th, and 25th elements by a distance of 2. The block detector 104 may determine the 6th, 9th, 17th, and 30th elements, and the 1st, 14th, 22th, and 25th elements to be the similar elements. Also, the block detector 104 may determine, to be the elements at the opposite polarity, the elements separate from the similar elements on a right side of each of the similar elements by a distance of 2. When the similar elements and the elements at the opposite polarity are identified, the block detector 104 may determine, to be the sub-period, 2 μs corresponding to the distance 2 between each of the similar elements and each of the corresponding elements at the opposite polarity or corresponding to a time duration corresponding to the distance 2.
The block detector 104 may determine the sets Sp and Sm, e.g., the block detector 104 may determine the set Sp including respective indices of the 6th, 9th, 17th, and 30th elements, Sp={6, 9, 17, 30}, and the set Sm including respective indices of the 1st, 14th, 22th, and 25th elements, Sm={1, 14, 22, 25}.
The block detector 104 may calculate φplus based on the sample vector and the set Sp, and φminus based on the sample vector and the set Sm, e.g., the block detector 104 may calculate φplus based on Equation 13 or 15, and φminus based on Equation 14 or 16. The block detector 104 may calculate φ2 based on φplus and φminus. Hereinafter, the CFO estimator 106 will be described.
In one example, the CFO estimator 106 coupled to the controller 102 may obtain a plurality of tentative CFO estimates based on the sample vector. Each of the CFO estimates may be associated with a compensation coefficient. The CFO estimator 106 may select, as a CFO, a tentative CFO estimate having a greatest compensation coefficient from the tentative CFO estimates.
A CFO estimate obtained based on Equation 11 using the angle φ2 may not be sufficiently reliable in, for example, a low signal-to-noise ratio (SNR) regime. However, a reliability of the CFO estimate may be improved by using a greater angle, for example, φT=φ32, between samples separated by a time duration equal to the preamble period. Here, φ32 may be calculated using the full preamble period and may not need timing information dissimilar to the calculating of φ2, and thus the angle φ32 between the samples separated by the time duration equal to the preamble period, for example, 32 μs, may have a greater reliability compared to φ2.
In one example, φ2 may be adjusted based on φ32. Although described hereinafter, φ2 may be adjusted to be φ2,a
First, φ32 may be determined based on Equation 18.
φ32=∠{rsamp(kn)·rsamp*(kn+32×OSR)} [Equation 18]
In a communication system, the preamble sequence Xp may be repeated by multiple times as specified in the standard, and thus Equation 18 may be maintained.
A relationship between φ2 and φ32 may be represented by Equation 19.
φ32+2nπ=Raφ2 [Equation 19]
In Equation 19,
In Equation 19, n denotes an integer. To adjust φ2, the CFO estimator 106 and/or the controller 102 may calculate values corresponding to n in Equation 19, for example, n1a
n1a
n2a
n3a
In Equations 20, 21, and 22, nax may be determined based on Equation 23.
In Equation 23, φ2a
In addition, to adjust φ2, the CFO estimator 106 and/or the controller 102 may calculate values corresponding to n in Equation 19, for example, n1c
n1c
n2c
n3c
In Equations 24, 25, and 26, ncx may be determined based on Equation 27.
In Equation 27, φ2c
In one example, Equations 20 through 23 may correspond to the block ax or φ2a
The tentative CFO estimates may be obtained based on Equation 28.
In Equation 28, φ2,a
When n1a
The CFO estimator 106 may operate as follows. However, the operation of the CFO estimator 106 is not limited to the following description.
The CFO estimator 106 may obtain, as the first angle, an angle between elements of the sample vector and obtain, as the second angle, a negative value opposite to the first angle, e.g., the CFO estimator 106 may determine the angle φ2 to be the first angle φ2a
The CFO estimator 106, or the controller 102, may calculate nax based on the first angle and the preamble angle φ32. An example of nax is as follows:
The CFO estimator 106, or the controller 102, may calculate a plurality of first integers based on nax. Examples of the first integers are as follows: n1a
The CFO estimator 106, or the controller 102, may calculate ncx based on the second angle and the preamble angle φ32. An example of ncx is as follows:
The CFO estimator 106, or the controller 102, may calculate a plurality of second integers based on ncx. Examples of the second integers are as follows: n1c
The CFO estimator 106 may determine the angles based on the preamble angle φ32. Examples of the angles are as follows:
The CFO estimator 106 may determine the tentative CFO estimates based on the obtained angles and the sub-period, e.g., the CFO estimator 106 may obtain the tentative CFO estimates by dividing each of φ2,a
Examples of the tentative CFO estimates are as follows:
Hereinafter, the CFO compensator 108 will be described in detail.
In one example, the CFO compensator 108 and/or the controller 102 may compensate the sample vector using the tentative CFO estimates, or at least one CFO estimate, to obtain at least one compensated vector.
Compensated vectors, for example,
may be obtained from Equations 29 through 32, in which hε[1, 3]. Here, a compensated vector of a kth element is assumed to be
The compensated vector
may be obtained based on Equation 31, and the compensated vector
may be obtained based on Equation 32.
In one example, the CFO estimator 106 and/or the controller 102 may calculate a compensation coefficient corresponding to each of the compensated vectors. The CFO estimator 106 and/or the controller 102 may calculate the compensation coefficient based on Equations 33 and 34.
A length of a vector corrδf
In addition, the CFO estimator 106 and/or the controller 102 may select, as the CFO, one of the tentative CFO estimates. For example, the CFO estimator 106 and/or the controller 102 may select, as the CFO, a tentative CFO estimate for a corresponding compensated vector having a greatest compensation coefficient from the tentative CFO estimates.
The selected CFO, δfestimate, may be represented by Equation 35.
In one example, the controller 102 coupled to the CFO compensator 108 may compensate the CFO in the received discrete time samples. However, examples are not limited to the example described in the foregoing, and the CFO compensator 108 may compensate the CFO in the received discrete time samples. The range hε[1,3] may be expanded for a greater reliability. The range hε[1,3] may be used solely for the purpose of description, and thus the range is not limited to the example described in the foregoing. For example, in Equations 20 through 23, n1a
When the CFO δfestimate is obtained, the CFO may be compensated based on rcomp(n)=r(n)e−j×2×π×δf
In one example, the communicator 110 of the receiver 100 may provide a communication interface among the controller 102, the block detector 104, the CFO estimator 106, and the CFO compensator 108, and the storage 112.
The storage 112 may include at least one computer-readable storage medium. The storage 112 may include nonvolatile storage elements.
In operation 204, the method 200 includes obtaining a sample vector from the received discrete time samples. In one example, in the method 200, the controller 102 and/or the block detector 104 of the receiver 100 may obtain the sample vector from the received discrete time samples.
In operation 206, the method 200 includes obtaining a plurality of tentative CFO estimates based on the sample vector. Each of the tentative CFO estimates may be associated with a compensation coefficient. In one example, in the method 200, the controller 102 and/or the CFO estimator 106 may obtain the tentative CFO estimates based on the sample vector.
In operation 208, the method 200 includes selecting a CFO having a greatest compensation coefficient from the tentative CFO estimates. In one example, in the method 200, the controller 102 and/or the CFO estimator 106 may select the CFO having the greatest compensation coefficient from the tentative CFO estimates.
In operation 210, the method 200 includes compensating the selected CFO in the received discrete time samples. In one example, in the method 200, the controller 102 and/or the CFO compensator 108 may compensate the selected CFO in the received discrete time samples.
The descriptions provided with reference to
In operation 304, the method 300 includes obtaining rslide(n) from the received discrete time samples. In one example, in the method 300, the controller 102 and/or the block detector 104 may obtain rslide(n) from the received discrete time samples.
In operation 306, the method 300 includes obtaining at least four sub-blocks ra(n), rb(n), rc(n), and rd(n) by dividing each sliding vector into at least four sub-blocks. That is, the method 300 may include dividing rslide(n) and obtaining ra(n), rb(n), rc(n), and rd(n). In an example, in the method 300, the controller 102 and/or the block detector 104 may obtain the four sub-blocks ra(n), rb(n), rc(n), and rd(n).
In operation 308, the method 300 includes calculating a correlation σ(n)=abs(ra (n)·rd*(n))+abs(rb (n)·rc*(n)). In one example, in the method 300, the controller 102 and/or the block detector 104 may calculate the correlation σ(n)=abs ra·rd*(n))+abs(rb (n)·rc*(n)).
In operation 310, the method 300 includes determining whether n is greater than the detection window (n>detection window). In operation 312, in response to n being greater than the detection window, the method 300 includes assigning n+1 to n (n=n+1).
In operation 314, in response to n not being greater than the detection window, the method 300 includes obtaining bdindex=argmaxn{σ(n)}.
In operation 316, the method 300 includes obtaining a sample vector rslide(bdindex).
Referring to
Here, φ2,a
In operation 404, the method 400 includes obtaining compensated signals
Here, hε[1,3].
In operation 406, the method 400 includes performing the following two sets of correlation.
In a case that OSR is 1 (OSR=1), the following two sets of correlation may be performed.
In operation 408, the method 400 includes obtaining a CFO estimate
The overall computing environment 502 may include a plurality of homogeneous or heterogeneous cores, different types of central processing units (CPUs), special media, and other accelerators. The PU 508 may process the instructions for the method. In addition, a plurality of PUs may be positioned on a single bit or over multiple bits.
A method including codes and instructions needed for implementation or execution may be stored in either the memory 510 or the storage 512, or both the memory 510 and the storage 512. At a time of the execution, a necessary instruction may be retrieved from a corresponding memory or storage, and executed by the PU 508.
The controller, the block detector, the CFO estimator, the CFO compensator, the communicator, the computing environment, and the processor illustrated in
The methods illustrated in
Instructions or software to control computing hardware, for example, one or more processors or computers, to implement the hardware components and perform the methods as described above may be written as computer programs, code segments, instructions or any combination thereof, for individually or collectively instructing or configuring the one or more processors or computers to operate as a machine or special-purpose computer to perform the operations that are performed by the hardware components and the methods as described above. In one example, the instructions or software include machine code that is directly executed by the one or more processors or computers, such as machine code produced by a compiler. In another example, the instructions or software includes higher-level code that is executed by the one or more processors or computer using an interpreter. The instructions or software may be written using any programming language based on the block diagrams and the flow charts illustrated in the drawings and the corresponding descriptions in the specification, which disclose algorithms for performing the operations that are performed by the hardware components and the methods as described above.
The instructions or software to control a processor or computer to implement the hardware components and perform the methods as described above, and any associated data, data files, and data structures, are recorded, stored, or fixed in or on one or more non-transitory computer-readable storage media. Examples of a non-transitory computer-readable storage medium include read-only memory (ROM), random-access memory (RAM), flash memory, CD-ROMs, CD-Rs, CD+Rs, CD-RWs, CD+RWs, DVD-ROMs, DVD-Rs, DVD+Rs, DVD-RWs, DVD+RWs, DVD-RAMs, BD-ROMs, BD-Rs, BD-R LTHs, BD-REs, magnetic tapes, floppy disks, magneto-optical data storage devices, optical data storage devices, hard disks, solid-state disks, and any device known to one of ordinary skill in the art that is capable of storing the instructions or software and any associated data, data files, and data structures in a non-transitory manner and providing the instructions or software and any associated data, data files, and data structures to a processor or computer so that the processor or computer can execute the instructions. In one example, the instructions or software and any associated data, data files, and data structures are distributed over network-coupled computer systems so that the instructions and software and any associated data, data files, and data structures are stored, accessed, and executed in a distributed fashion by the processor or computer.
While this disclosure includes specific examples, it will be apparent to one of ordinary skill in the art that various changes in form and details may be made in these examples without departing from the spirit and scope of the claims and their equivalents. The examples described herein are to be considered in a descriptive sense only, and not for purposes of limitation. Descriptions of features or aspects in each example are to be considered as being applicable to similar features or aspects in other examples. Suitable results may be achieved if the described techniques are performed in a different order, and/or if components in a described system, architecture, device, or circuit are combined in a different manner, and/or replaced or supplemented by other components or their equivalents. Therefore, the scope of the disclosure is defined not by the detailed description, but by the claims and their equivalents, and all variations within the scope of the claims and their equivalents are to be construed as being included in the disclosure.
Number | Date | Country | Kind |
---|---|---|---|
201641015928 | May 2016 | IN | national |
10-2017-0007241 | Jan 2017 | KR | national |
Number | Name | Date | Kind |
---|---|---|---|
7260360 | Seo et al. | Aug 2007 | B2 |
7558346 | Min et al. | Jul 2009 | B2 |
8503504 | Dehmas | Aug 2013 | B2 |
8576963 | Chang et al. | Nov 2013 | B2 |
8744031 | Kim | Jun 2014 | B1 |
20050058224 | Alagha | Mar 2005 | A1 |
20080095249 | Yoon | Apr 2008 | A1 |
20080260076 | Lai et al. | Oct 2008 | A1 |
20120237204 | Zhou | Sep 2012 | A1 |
20130021977 | Yang et al. | Jan 2013 | A1 |
20130114453 | Hung et al. | May 2013 | A1 |
20140112378 | Ji et al. | Apr 2014 | A1 |
20140177764 | Tetzlaff | Jun 2014 | A1 |
20140269389 | Bukkfejes et al. | Sep 2014 | A1 |
20140293911 | Cheong et al. | Oct 2014 | A1 |
20150229505 | Porat et al. | Aug 2015 | A1 |
20160381581 | Stanciu | Dec 2016 | A1 |
Number | Date | Country |
---|---|---|
2 232 806 | Sep 2010 | EP |
10-0631895 | Jul 2006 | KR |
10-2015-0038925 | Apr 2015 | KR |
10-2015-0082233 | Jul 2015 | KR |
WO 2009075898 | Jun 2009 | WO |
Entry |
---|
Minn Hlaing, Vijay K. Bhargava, and Khaled Ben Letaief. “A robust timing and frequency synchronization for OFDM systems.” IEEE transactions on wireless communications 2.4 (2003): 822-839. |
Horlin, François, and André Bourdoux. “Digital compensation for analog front-ends: a new approach to wireless transceiver design.” John Wiley & Sons, XP002772569, (2008): 153. |
Callaway, Edgar H., et al., “IEEE Standard for Low-Rate Wireless Personal Area Networks (WPANs)—Amendment 2: Ultra-Low Power Physical Layer; IEEE” 802.15. 4. IEEE Standards Association, (2016): 1-52, XP068106584. |
Extended European Search Report dated Aug. 8, 2017 in corresponding European Patent Application No. 17169433.4 (14 pages in English). |
Number | Date | Country | |
---|---|---|---|
20170324602 A1 | Nov 2017 | US |