This application is related by common inventorship and subject matter to co-pending applications titled “Simulator-Independent System-On-Chip Verification Methodology”, “Method of Developing Re-Usable Software for Efficient Verification of System-On-Chip Integrated Circuit Designs”, “Method for Efficient Verification of System-On-Chip Integrated Circuit Designs Including an Embedded Processor”, “Processor-Independent System-CA-Chip Verification for Embedded Processor Systems”, and “Method for Re-Using System-On-Chip Verification Software in an Operating System”. The foregoing applications are assigned respectively the following application numbers by the U.S. Patent and Trademark Office. Ser. No. 09/494,565; Ser. No. 09/494,907; Ser. No. 09/494,564; Ser. No. 09/494,386; Ser. No. 09/494,236. The listed applications are assigned to International Business Machines Corporation and are entirely incorporated herein by this reference.
Number | Name | Date | Kind |
---|---|---|---|
5600579 | Steinmetz, Jr. | Feb 1997 | A |
5838948 | Bunza | Nov 1998 | A |
6052524 | Pauna | Apr 2000 | A |
6240543 | Bhandari | May 2001 | B1 |
6249893 | Rajsuman et al. | Jun 2001 | B1 |
6269467 | Chang et al. | Jul 2001 | B1 |
Entry |
---|
Shah et al, “Target Processor and Co-Verification Environment Independent Adapter—A Technology to Shorten Cycle-Time For Retargeting T1 Processor Simulators In HW/SW Co-Verification Environments,” IEEE, Sep. 1999, pp. 37-41.* |
Clement et al, “Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design,” IEEE, Jun. 1999, pp. 420-424.* |
Bill Cordan, “An Efficient Bus Architecture for System-on-Chip Design,” IEEE, May 1999, pp. 623-626.* |
Arnold S. Berger, “Applying Hardware/Software Co-Design to Systems-on-a-Chip,” IEEE, Sep. 1998, pp. 22-28.* |
Chauhan et al, “Verifying IP-Core Based System-On-Chip Designs,” IEEE, Sep. 1999, pp. 27-31.* |
Bulent Dervisoglu, “Design For Testability: It is Time to Deliver it for Time-to-Market,” IEEE, Sep. 1999, pp. 1102-1111.0. |