A. Yagishita et al.; “High Performance Metal Gate MOSFETs Fabricated by CMP for 0.1μm Regime”; 0-7803-4774-9/98, 1998 IEEE; IEDM 98-785; pp. 29.3.1-29.3.4.* |
T. Matsuki et al.; “Cu/Poly-Si Damascene Gate Structured MOSFET with Ta and TaN Staked Barrier”; 0-7803-5410-9/99, 1999 IEEE; IEDM 99-261; pp. 10.6.1-10.6.4.* |
A. Hiroki et al.; “A High Performance .01μm MOSFET with Asymmetric Channel Profile”; 0-7803-2700-4, 1995 IEEE; IEDM 95-439; pp. 17.7.1-17.7.3.* |
A. Yagishita et al.; “High Performance Damascene Metal Gate MOSFETs for 0.1μm Regime”; 0018-9383/00, 2000 IEEE Transaction on Electron Devices, vol. 47, No. 5; pp. 1028-1034. |