The present invention relates to integrated circuit structures and, in particular, to a manufacturing friendly, low cost method of improving high field inductance in DC-DC switching regulators utilizing a static permanent magnet in the fabrication of the on-chip inductor.
In the past, the inductors utilized in some integrated circuit (IC) applications were discrete devices that were then electrically connected to the IC for a particular application. However, as integrated circuit structures have become smaller, it has become necessary to form the inductors, such as those utilized with integrated circuits for power management and wireless signal processing applications, on-chip. Above-referenced related application Ser. No. 11/041,658 discloses the utilization of an on-chip inductor in a fully integrated DC-DC switching regulator circuit.
U.S. Pat. No. 6,573,818, issued on Jun. 3, 2003, to Klemmer et al., also discloses a thin film, planar spiral inductor structure for use on-chip. U.S. Pat. No. 6,573,818 is hereby incorporated by reference in its entirety to provide background information regarding the present invention. However, for a minimal resistance specification, the value of inductance (nH) of a simple loop of metal, as taught by the '818 patent, is too low for this application. This necessitates the utilization of an ferromagnetic material to as the inductor core, as disclosed in related application Ser. No. 11/041,658.
Above-referenced related application Ser. No. 11/111,660 discloses an on-chip inductor structure that includes conductor cells that are sandwiched between top and bottom ferromagnetic core layers that are patterned to reduce eddy currents.
The present invention provides a method for obtaining the optimum magnetic alignment of the ferromagnetic core of an on-chip inductor structure utilizing a permanent magnet in the fabrication of the inductor structure. Utilization of the method of the invention results in maximization of the field strength and magnetic flux slope and magnitude before magnetic material saturation occurs. This leads to a further maximized inductance and provides, in turn, for a more efficient, lower-cost switching regulator design.
The features and advantages of the present invention will be more fully understood upon consideration of the following detailed description of the invention and the accompanying drawings.
An embodiment of a physical implementation of the ferromagnetic core material in a switching regulator circuit application is shown in the
Preferably, the top and bottom patterned magnetic plates 202, 204 are an electroplated ferromagnetic material such as Permalloy (with ratios of 20:80 to 80:20 Ni:Fe). The material for the magnetic plates may also be selected from the group consisting of FeCrB, ZrCrTa, CoCr, CoFeNi, or other materials that are known by those skilled in the art as suitable for this application. The thickness of the magnetic plates 202, 204 is preferably about 0.5-1000 microns. The conductor coil 206 is preferably copper about 0.5-1000 microns thick.
Referring to
Others have adopted a similar approach to modifying the anisotropy of the magnetic domains. But, due to the fact that the primary driving force was the magnetic head industry, and that a magnetic head is oriented at 90° to that of the integrated inductor structure described above, the external magnetic applied fields in those applications had to come from the edges of the wafer, laterally. Thus, the tool configuration for plating magnetic heads involved large lateral magnetic coils place on either side of the flat wafer and running in the plane of the wafer. Conversely, for the DC-DC switching regulator application disclosed herein, and as shown in
It should also be understood that the particular embodiments of the invention described above have been provided by way of example and that other modifications may occur to those skilled in the art without departing from the scope and spirit of the invention as expressed in the appended claims and their equivalents.
This application is a Continuation-In-Part of co-pending and commonly assigned application Ser. No. 11/111,660, filed on Apr. 21, 2005, by Kyuwoon Hwang, Peter J. Hopper, Robert Drury and Peter Johnson, titled “Patterned Magnetic Layer On-Chip Conductor.” application Ser. No. 11/111,660 is hereby incorporated by reference in its entirety. This application is also a Continuation-In-Part of co-pending and commonly assigned application Ser. No. 11/041,658, filed on Jan. 24, 2005, by Peter J. Hopper, Peter Johnson, Kyuwoon Hwang and Robert Drury, titled “Integrated Switching Voltage Regulator Using Copper Process Technology.” application Ser. No. 11/041,658 is hereby incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
6429651 | Choi et al. | Aug 2002 | B1 |
6495019 | Filas et al. | Dec 2002 | B1 |
6573818 | Klemmer et al. | Jun 2003 | B1 |
7140092 | Park et al. | Nov 2006 | B2 |
20030070282 | Hiatt et al. | Apr 2003 | A1 |
20040149585 | Wong | Aug 2004 | A1 |
20050082171 | Osaka et al. | Apr 2005 | A1 |
Number | Date | Country | |
---|---|---|---|
Parent | 11111660 | Apr 2005 | US |
Child | 11137767 | US | |
Parent | 11041658 | Jan 2005 | US |
Child | 11111660 | US |