"Signal Delay in General RC Networks with Application to Timing Simulation of Digital Integrated Circuit" by Lin et al., IEEE 1984 Conference on Advanced Research in VLSI, Jan. 1984, pp. 93-99. |
"Signal Delay in RC Tree Networks" by Rubinstein et al., IEEE Trans. on Computer-Aided Design, vol. CAD-2, No. 3, Jul. 1983, pp. 202-210. |
"Switch-Level Delay Model for Digital MOS VLSI" by J. K. Ousterhout, IEEE 21st Design Automation Conf., 1984, pp. 542-548. |
Patel et al, "Newton: Logic Simulation With Circuit Simulation Accuracy for ASIC Design", IEEE (1986), pp. 456-459. |