“Design of CMOS VLSI”, by Tetsuya Iizuka, Baifu-Kan, pp. 192-193. |
“TA 7.2: A 3.3V-Only 16 Mb DINOR Flash Memory”, by S. Kobayashi, 1995 IEEE International Solid-State Circuits Conference, pp. 122-123. |
“Lateral Polysilicon p-n Diodes”, by M. Dutoit et al., J. Electrochem. Soc.: Solid-State Science and Technology, vol. 125, Oct. 1978, pp. 1648-1651. |
“A 1.5 V Single-Supply One-Tansistor CMOS EEPROM”, by B. Gerber et al., IEEE Journal of Solid-State Circuits, vol. SC-16, No. 3, Jun. 1981, pp. 195-200. |
“Low Voltage Single Supply CMOS Electrically Erasable Read-Only Memory”, by B. Gerber et al., IEEE Transactions on Electron Devices, vol. ED-27, No. 7, Jul. 1980, p. 1211-1216. |
“Silicon-Gate CMOS Frequency Divider for the Electronic Wrist Watch”, by E. Vittoz et al., IEEE Journal of Solid-State Circuits, vol. SC-7, No. 2, Apr. 1972, pp. 100-104. |