Method of manufacture for microelectromechanical devices

Information

  • Patent Grant
  • 7704772
  • Patent Number
    7,704,772
  • Date Filed
    Friday, November 14, 2008
    16 years ago
  • Date Issued
    Tuesday, April 27, 2010
    14 years ago
Abstract
A method of manufacturing a microelectromechanical device includes forming at least two conductive layers on a substrate. An isolation layer is formed between the two conductive layers. The conductive layers are electrically coupled together and then the isolation layer is removed to form a gap between the conductive layers. The electrical coupling of the layers mitigates or eliminates the effects of electrostatic charge build up on the device during the removal process.
Description
BACKGROUND

Microelectromechanical system devices (MEMS) may be manufactured from thin film processes. These processes may involve a series of thin films deposited in layers, the layers being patterned and etched to form the devices. In order to allow the devices to move, one layer may be an isolation layer. An isolation layer is one that is used in forming the layers of the device acting as a structural member, but that may be removed when the device is complete.


Removal of the isolation layers may involve an etching process, using a material as the etchant that only acts on the sacrificial layer material. In some cases, the isolation layer may be an oxide that may be removed with a dry gas etch. Other forms of isolation layers are also possible, as are other methods of removal. The removal of the isolation layer typically results in a gap, through which a member of the device will move upon actuation.


MEMS devices often actuate through the use of electrical signals that cause a voltage differential between a first conductive layer and a second conductive layer separated by the gap. During dry, gas etching of the isolation layer, an electrostatic charge may build up on the layers, causing the movable member to become attracted to the other conductive layer. In extreme cases, the two layers may become stuck together and the device becomes inoperative. In less extreme cases, the movable element may become damaged or deformed and subsequently not operate correctly.





BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be best understood by reading the disclosure with reference to the drawings, wherein:



FIG. 1 shows an embodiment of a microelectromechanical device formed using an isolation layer.



FIG. 2 shows an embodiment of a microelectromechanical device rendered inoperable by a static charge buildup during an etch process.



FIG. 3 shows an embodiment of an apparatus to mitigate the effects of static charge buildup during an etch process.



FIG. 4 shows an alternative embodiment of an apparatus to mitigate the effects of static charge during an etch process.



FIG. 5 shows a flowchart of an embodiment of a method to manufacture a microelectromechanical device.



FIGS. 6
a and 6b show embodiments of an alternative apparatus to mitigate the effects of static charge during an etch process.





DETAILED DESCRIPTION OF THE EMBODIMENTS


FIG. 1 shows an example of a microelectromechanical device that is formed from thin film processes including an isolation layer. This particular example is of an interferometric modulator, but embodiments of the invention may be applicable to all kinds of MEMS devices that are formed from thin film processes with an isolation layer. The modulator is formed on a transparent substrate 10. An optical stack typically comprising layers of metal and oxides such as 12 and 14 is formed upon the substrate 10. A metal membrane 18 is formed upon a sacrificial layer, not shown. The sacrificial layer may also be referred to as an isolation layer, as it acts to electrically isolate conductive layers from each other during processing. Prior to the formation of the membrane, vias are patterned into the isolation layer to allow metal from the membrane to fill in the vias and form posts, such as 16.


Upon completion of the modulator structures, such as the metal membrane 18, the isolation layer is removed. This allows portions of the membrane 18 to deflect towards the electrode layer 12 of the optical stack. In the case of interferometric modulators, the membrane 18 is attracted to the metal layer 12 by manipulation of the voltage differential between the membrane 18 and the electrode layer 12. The layer 12 and the membrane 18 may be metal, as discussed here, or any conductive material. The cell formed by the portion of the membrane shown in FIG. 1 is activated by applying a voltage to the conductive layer 14, which differs from the voltage of the membrane at 18. This causes the membrane to become electrostatically attracted to the electrode, or first conductive, layer 12. The conductive layers may be metal or any other conductive material.


During removal of the isolation layer, enough electrostatic charge can build up on the surfaces of the two conductive layers to cause the membrane to attract towards the conductive layer 14 without being activated. This condition is shown in FIG. 2. This is normally the activated state of the interferometric modulator, but the difference is that the membrane does not release from the oxide layer 12 upon changing of the voltage potential. The membrane has assumed the activated state permanently. This may be caused by a combination sticking and friction, often referred to as stiction, aggravated by the electrostatic forces between the conductive layer 12 and the conductive membrane 18.


Removal of the isolation layer may be achieved in many different ways. Typically, it is removed with the use of a dry, gas etch, such as a xenon-difluorine (XeF2) etch. While these are examples of etching processes, any etch process may be used. It may be the dry environment that contributes to the build up of the electrostatic charge. However, it would be better to not have to change the materials or basis of the processes used to manufacture the MEMS devices, but instead to adapt the process to eliminate the electrostatic charge build up.


There are some benefits to be obtained by grounding the conductive layers during wet etch processes as well. There may be effects on the device electrochemistry that are either enabled, if desirable, or mitigated, if undesirable, by grounding. In one embodiment, the layers are grounded together, the isolation layers are removed and the grounding left in place so the devices can be safely transported without fear of electrostatic discharge. This would be helpful if the etch were a wet etch or a dry etch.


The grounding process may be an external grounding, by an apparatus or mechanism external to the structure of the device. Alternatively, the grounding may be as part of the internal structure of the device enabled during manufacture. Initially, external grounding will be discussed.


An apparatus for mitigating the build up of electrostatic charge during etching processes is shown in FIG. 3. An alternative embodiment is shown in FIG. 4. In FIG. 3, a conductive wire 22 has been attached to the first and second conductive layers 14 and 18 to hold them at the same potential. The same potential could involve attaching them to a ground plane, or just attaching them together. By holding them at the same potential, the electrostatic charge build up will not cause a differential between the two layers, and will therefore avoid the problem of having the membrane actuate during the etch process. As will be discussed in more detail further, this will typically be done just prior to the etch process, although the two layers could be electrically coupled together at any point prior to the etch process. It may be desirable to restrict the electrical coupling to the inactive area of the substrates upon which the devices are manufactured.


The alternative embodiment of FIG. 4 shows a device being manufactured out of three conductive layers and two isolation layers. In this embodiment of an interferometric modulator, the equivalent to the second conductive layer 18 in FIGS. 1 and 3 is actually two conductive layers 18a and 18b. They are generally deposited as two separate layers but are in physical or electrical connection with each other. This will typically result in the combination of the flex layer and the mirror layer only requiring one connection to be connecting with the other conductive layers. This particular formation may require two isolation layers as the equivalent of the first isolation layer, because an isolation layer may be formed between the layers 18a and 18b in addition to the one formed between layer 18a and the electrode layer 12. The connection between layers 18a and 18b may be formed by a via in the second portion of the first isolation layer. For purposes of discussion here, this isolation layer is not of interest in that the conductive layer deposited upon does not generally need a conductive wire to connect it to the other conductive layers.


A second isolation layer 25 may be formed on the flex layer 18b, to provide a separation between the conductive layer 18b and a third conductive layer 26. The third conductive layer in this example is the bus layer, used to form a signaling bus above the flex and mirror layers to aid in addressing of the cells of the modulator. Regardless of the application or the MEMS device in which embodiments of the invention may be employed, this is just intended as an example of multiple conductive layers being electrically coupled to mitigate or eliminate the electrostatic charge build up during the etch process.


Also shown in FIG. 4 is an alternative to a connection between the two layers alone. In FIG. 24, the conductive wire 22 is attached to a ground plane, in this example the frame of the etch chamber 30. This may be more desirable than having the two or more layers electrically connected together, as they will be to a ‘known’ potential, that is ground. Alternatively, the conductive wires 22 and 24 could be attached to other structures. As long as the two or more layers are held at the same potential, the build up of electrostatic charge should not cause the membrane to be attracted to the conductive layer on the substrate.


As mentioned previously, it is probably more desirable to use a means of avoiding or mitigating electrostatic charge build up that does not interfere with current process flows for manufacturing of MEMS devices. An example of a method of manufacturing a MEMS device, in this case the interferometric modulator mentioned previously, is shown in flowchart form in FIG. 5.


It must be noted that the process flow given as a particular example in this discussion is for an interferometric modulator. However, embodiments of this invention may be applied to any MEMS device manufacturing flow having isolation layers removed by dry, gas etching. As discussed previously, the interferometric modulator is built upon a transparent substrate such as glass. An electrode layer is deposited, patterned and etched at 32 to form electrodes for addressing the cells of the modulator. The optical layer is then deposited and etched at 34. The first isolation layer is deposited at 36, then the mirror layer at 38. In this example, the first conductive layer will be the mirror layer.


The first conductive layer is then patterned and etched at 40. A second isolation layer is deposited at 42. Again, this is specific to the example of FIG. 4, in which the second conductive layer is actually formed from two conductive layers, the flex layer and the mirror layer. The first and second isolation layers may be treated as one isolation layer, as the electrostatic charge buildup between the conductive layers on either side of the second isolation layer is not a concern. The flex layer is then deposited at 44, and patterned and etched at 46.


At 48, the typical process flow is altered to include the grounding of the first and second conductive layers, in this case the electrode layer and the mirror/flex layer. For a device having two conductive layers and one effective isolation layer, the process may end at 50, with the isolation layer being removed with an etch. This is only one embodiment, and the ending of the process is therefore shown in a dashed box. For a device having more than two conductive layers, the process may instead continue at 52.


At 52, a third isolation layer is deposited at 52 in this particular example. As discussed above, this may actually be only a second, effective isolation layer. The bus layer, or third conductive layer, is deposited at 54, patterned and etched at 56. At 58, the conductive layers, in this example there are three, are grounded or electrically coupled together at 58, and the isolation layers are removed at 60. Depending upon the functionality of the device and the electrical drive scheme, the conductive layers may be decoupled at 62. For the example of the interferometric modulator, where the operation of the device relies upon the electrostatic attraction arising between conductive layers being held at different voltage potentials, the coupling would have to be removed.


The wire coupling is an example of an external process of coupling the conductive layers. Other external examples include using test probe structures to provide coupling between the layers, and the use of an ionized gas, where the molecules of the gas itself provides coupling between the layers.


It must be noted that the process of connecting the layers together, or connecting them all to the same potential is referred to as coupling the layers. This is intended to cover the situations in which the layers are just connected together, connected together to a common potential where that potential includes ground, or connected individually to a common or same potential. No restriction on how the layers are electrically coupled together is in intended.


An example of an internal grounding apparatus is shown in FIGS. 6a and 6b. As part of the manufacture of the MEMS devices, typically many devices are manufactured on one substrate, a portion of which is shown at 70 in FIG. 6a. During manufacture of the device, leads may be provided from the various layers, such as the electrode layer 12, the mechanical or mirror layer 18, and the bussing layer 26, of the device to test pads or tabs such as 76. It is possible to couple these pads together, such as by connection 74 that ties all of the pads together, as part of the conductive layer patterning and etching processes of manufacturing the devices. This would couple the conductive layers together for further processing.


As mentioned above, for devices that cannot operate with the layers coupled together, this internal coupling would have to be removed. As shown in FIG. 6b, the connections between the pads 76 and the coupling connection 74 could be broken. When the substrate is divided up into its individual devices, it may be sawn, scribed, or otherwise broken. The lines used to form the breaks, such as the scribe line 78, would sever the coupling between the pads 76 and the coupling connection 74. This is an example of internal coupling.


In this manner, MEMS devices having conductive layers and at least one isolation layer can be etched using current processes while avoiding electrostatic charge build up that may render the devices inoperable. Prior to packaging, and typically upon removal of the device from the etch chamber, the connections are removed or otherwise eliminated from the devices.


Thus, although there has been described to this point a particular embodiment for a method and apparatus for mitigating or eliminating the effects of electrostatic charge during etch processes, it is not intended that such specific references be considered as limitations upon the scope of this invention except in-so-far as set forth in the following claims.

Claims
  • 1. A method of manufacturing an electromechanical device, the method comprising: forming a first conductive layer;forming an isolation layer on the first conductive layer;forming a second conductive layer on the isolation layer such that the isolation layer is disposed between the first conductive layer and the second conductive layer, wherein the second conductive layer is configured to allow portions of the second conductive layer to deflect towards the first conductive layer and contact the first conductive layer after the isolation layer is removed;prior to etching the isolation layer, electrically coupling the first conductive layer to the second conductive layer;after the first conductive layer to the second conductive layer are electrically coupled, etching the isolation layer to form a gap between the first and second conductive layers; andelectrically decoupling the first conductive layer from the second conductive layer after removing the isolation layer.
  • 2. The method of claim 1, wherein performing an etch comprises performing a dry gas etch.
  • 3. The method of claim 1, wherein performing an etch comprises performing a dry vapor-phase etch.
  • 4. The method of claim 1, wherein performing an etch comprises performing a xenon difluoride etch.
  • 5. The method of claim 1, wherein electrically coupling the first conductive layer to the second conductive layer comprises coupling the first and second conductive layers externally.
  • 6. The method of claim 1, wherein electrically coupling the first conductive layer to the second conductive layer comprises coupling the first and second conductive layers together internally.
  • 7. The method of claim 1, wherein electrically coupling the first conductive layer to the second conductive layer comprises electrically coupling the first conductive layer to the second conductive layer in an inactive area of the substrate.
  • 8. The method of claim 1, wherein electrically coupling comprises electrically coupling the first conductive layer to the second conductive layer during fabrication of at least a portion of the electromechanical device.
  • 9. The method of claim 1, further comprising forming a third conductive layer.
  • 10. The method of claim 9, wherein forming the isolation layer comprises forming a first isolation layer and a second isolation layer.
  • 11. The method of claim 1, wherein electrically coupling the first conductive layer to the second conductive layer comprises using a gas.
  • 12. The method of claim 11, wherein the gas is an ionized gas.
  • 13. The method of claim 1, wherein etching the isolation layer comprises performing a vapor-phase etch with a first gas, and wherein electrically coupling the first conductive layer to the second layer together comprises using a second gas.
  • 14. The method of claim 13, wherein the electromechanical device is exposed to both the first gas and the second gas simultaneously during etching.
  • 15. The method of claim 13, wherein the first gas comprises xenon difluoride.
  • 16. The method of claim 13, wherein the second gas is an ionized gas.
  • 17. A method of manufacturing a electromechanical device comprising a first conductive layer, a second conductive layer, and an isolation layer between the first and second conductive layers, the method comprising: prior to etching the isolation layer, electrically coupling the first conductive layer to the second conductive layer;etching the isolation layer to form a gap between the first and second conductive layers; andelectrically decoupling the first conductive layer from the second conductive layer after etching the isolation layer.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 10/839,329, filed May 4, 2004, now U.S. Pat. No. 7,476,327, which is hereby incorporated by reference in its entirety.

US Referenced Citations (184)
Number Name Date Kind
3728030 Hawes Apr 1973 A
3955190 Teraishi May 1976 A
4403248 te Velde Sep 1983 A
4425572 Takafuji et al. Jan 1984 A
4441791 Hornbeck Apr 1984 A
4672254 Dolat et al. Jun 1987 A
4681403 te Velde et al. Jul 1987 A
4786128 Birnbach Nov 1988 A
4859060 Katagiri et al. Aug 1989 A
4880493 Ashby et al. Nov 1989 A
4895500 Hok et al. Jan 1990 A
4896033 Gautier Jan 1990 A
4954789 Sampsell Sep 1990 A
4956619 Hornbeck Sep 1990 A
4982184 Kirkwood Jan 1991 A
5014259 Goldberg et al. May 1991 A
5022745 Zayhowski et al. Jun 1991 A
5028939 Hornbeck et al. Jul 1991 A
5091983 Lukosz Feb 1992 A
5096279 Hornbeck et al. Mar 1992 A
5170283 O'Brien et al. Dec 1992 A
5285196 Gale Feb 1994 A
5315370 Bulow May 1994 A
5381232 Van Wijk Jan 1995 A
5452138 Mignardi et al. Sep 1995 A
5454904 Ghezzo et al. Oct 1995 A
5471341 Warde et al. Nov 1995 A
5485304 Kaeriyama Jan 1996 A
5526172 Kanack Jun 1996 A
5526951 Bailey et al. Jun 1996 A
5528707 Sullivan et al. Jun 1996 A
5559358 Burns et al. Sep 1996 A
5619061 Goldsmith et al. Apr 1997 A
5636052 Arney et al. Jun 1997 A
5638946 Zavracky Jun 1997 A
5646729 Koskinen et al. Jul 1997 A
5646768 Kaeiyama Jul 1997 A
5661592 Bornstein et al. Aug 1997 A
5665997 Weaver et al. Sep 1997 A
5673785 Schlaak et al. Oct 1997 A
5677783 Bloom et al. Oct 1997 A
5710656 Goosen Jan 1998 A
5734177 Sakamoto Mar 1998 A
5771321 Stern Jun 1998 A
5786927 Greywall et al. Jul 1998 A
5795208 Hattori Aug 1998 A
5808781 Arney et al. Sep 1998 A
5818095 Sampsell Oct 1998 A
5825528 Goosen Oct 1998 A
5838484 Goossen et al. Nov 1998 A
5867302 Fleming Feb 1999 A
5881449 Ghosh et al. Mar 1999 A
5914804 Goossen Jun 1999 A
5920418 Shiono et al. Jul 1999 A
5949571 Goossen et al. Sep 1999 A
6002661 Abe et al. Dec 1999 A
6028689 Michalicek et al. Feb 2000 A
6040937 Miles Mar 2000 A
6055090 Miles Apr 2000 A
6065424 Shacham-Diamand et al. May 2000 A
6154586 MacDonald et al. Nov 2000 A
6262697 Stephenson Jul 2001 B1
6323923 Hoshino et al. Nov 2001 B1
6327071 Kimura Dec 2001 B1
6353489 Popovich et al. Mar 2002 B1
6356378 Huibers Mar 2002 B1
6376787 Martin et al. Apr 2002 B1
6384952 Clark et al. May 2002 B1
6407851 Islam et al. Jun 2002 B1
6433917 Mei et al. Aug 2002 B1
6438282 Takeda et al. Aug 2002 B1
6452712 Atobe et al. Sep 2002 B2
6466354 Gudeman Oct 2002 B1
6535663 Chertkow Mar 2003 B1
6556338 Han et al. Apr 2003 B2
6574033 Chui et al. Jun 2003 B1
6597490 Tayebati Jul 2003 B2
6607935 Kwon Aug 2003 B2
6608268 Goldsmith Aug 2003 B1
6632698 Ives Oct 2003 B2
6650455 Miles Nov 2003 B2
6657832 Williams et al. Dec 2003 B2
6661561 Fitzpatrick et al. Dec 2003 B2
6674562 Miles et al. Jan 2004 B1
6680792 Miles Jan 2004 B2
6698295 Sherrer Mar 2004 B1
6707355 Yee Mar 2004 B1
6710908 Miles et al. Mar 2004 B2
6787438 Nelson Sep 2004 B1
6791735 Stappaerts Sep 2004 B2
6794119 Miles Sep 2004 B2
6807892 Biegelsen et al. Oct 2004 B2
6813059 Hunter et al. Nov 2004 B2
6841081 Chang et al. Jan 2005 B2
6844959 Huibers et al. Jan 2005 B2
6867896 Miles Mar 2005 B2
6870654 Lin et al. Mar 2005 B2
6876047 Cunningham et al. Apr 2005 B2
6876482 DeReus Apr 2005 B2
6882458 Lin et al. Apr 2005 B2
6882461 Tsai et al. Apr 2005 B1
6912022 Lin et al. Jun 2005 B2
6917268 Deligianni et al. Jul 2005 B2
6940630 Xie Sep 2005 B2
6952303 Lin et al. Oct 2005 B2
6958847 Lin Oct 2005 B2
6980350 Hung et al. Dec 2005 B2
6982820 Tsai Jan 2006 B2
7034981 Makigaki Apr 2006 B2
7053737 Schwartz et al. May 2006 B2
7119945 Kothari et al. Oct 2006 B2
7123216 Miles Oct 2006 B1
7126738 Miles Oct 2006 B2
7198973 Lin et al. Apr 2007 B2
7221495 Miles et al. May 2007 B2
7235914 Richards et al. Jun 2007 B2
7236284 Miles Jun 2007 B2
7372619 Miles May 2008 B2
7460291 Sampsell et al. Dec 2008 B2
7476327 Tung et al. Jan 2009 B2
20010001080 Eldridge et al. May 2001 A1
20010003487 Miles Jun 2001 A1
20010028503 Flanders et al. Oct 2001 A1
20010043171 Van Gorkom et al. Nov 2001 A1
20020054424 Miles May 2002 A1
20020070931 Ishikawa Jun 2002 A1
20020075555 Miles Jun 2002 A1
20020111031 Chase et al. Aug 2002 A1
20020126364 Miles Sep 2002 A1
20020146200 Kurdle et al. Oct 2002 A1
20020149828 Miles Oct 2002 A1
20020158348 Petrucci et al. Oct 2002 A1
20030016428 Kato et al. Jan 2003 A1
20030035196 Walker Feb 2003 A1
20030043157 Miles Mar 2003 A1
20030053078 Missey et al. Mar 2003 A1
20030202265 Reboa et al. Oct 2003 A1
20030202266 Ring et al. Oct 2003 A1
20030210851 Fu et al. Nov 2003 A1
20040008396 Stappaerts Jan 2004 A1
20040008402 Patel et al. Jan 2004 A1
20040008438 Sato Jan 2004 A1
20040027671 Wu et al. Feb 2004 A1
20040027701 Ishikawa Feb 2004 A1
20040043552 Strumpell et al. Mar 2004 A1
20040058532 Miles et al. Mar 2004 A1
20040075967 Lynch et al. Apr 2004 A1
20040076802 Tompkin et al. Apr 2004 A1
20040080035 Delapierre Apr 2004 A1
20040100594 Huibers et al. May 2004 A1
20040100677 Huibers et al. May 2004 A1
20040107775 Kim Jun 2004 A1
20040125281 Lin et al. Jul 2004 A1
20040125282 Lin et al. Jul 2004 A1
20040145811 Lin et al. Jul 2004 A1
20040147198 Lin et al. Jul 2004 A1
20040175577 Lin et al. Sep 2004 A1
20040184134 Makigaki Sep 2004 A1
20040207897 Lin Oct 2004 A1
20040209195 Lin Oct 2004 A1
20040217919 Pichi et al. Nov 2004 A1
20040218251 Piehl et al. Nov 2004 A1
20040240032 Miles Dec 2004 A1
20050002082 Miles Jan 2005 A1
20050003667 Lin et al. Jan 2005 A1
20050024557 Lin Feb 2005 A1
20050035699 Tsai Feb 2005 A1
20050036095 Yeh et al. Feb 2005 A1
20050046922 Lin et al. Mar 2005 A1
20050046948 Lin Mar 2005 A1
20050078348 Lin Apr 2005 A1
20050168849 Lin Aug 2005 A1
20050195462 Lin Sep 2005 A1
20060220160 Miles Oct 2006 A1
20060262380 Miles Nov 2006 A1
20060268388 Miles Nov 2006 A1
20070177247 Miles Aug 2007 A1
20080037093 Miles Feb 2008 A1
20080088904 Miles Apr 2008 A1
20080088910 Miles Apr 2008 A1
20080088911 Miles Apr 2008 A1
20080088912 Miles Apr 2008 A1
20080106782 Miles May 2008 A1
20090080060 Sampsell et al. Mar 2009 A1
Foreign Referenced Citations (25)
Number Date Country
0 071 287 Feb 1983 EP
0 668 490 Aug 1995 EP
1 122 577 Aug 2001 EP
1 146 533 Oct 2001 EP
1 172 681 Jan 2002 EP
1 227 346 Jul 2002 EP
1 275 997 Jan 2003 EP
2 843 230 Feb 2004 FR
5-49238 Feb 1993 JP
5-281479 Oct 1993 JP
8-292382 Nov 1996 JP
11211999 Aug 1999 JP
2002-062490 Feb 2000 JP
2001-221913 Aug 2001 JP
2002-221678 Aug 2002 JP
2003-340795 Feb 2003 JP
2004-012642 Jan 2004 JP
WO 9503562 Feb 1995 WO
WO 9852224 Nov 1998 WO
WO 02063682 Aug 2002 WO
WO 02079853 Oct 2002 WO
WO 02086582 Oct 2002 WO
WO 03041133 May 2003 WO
WO 03079384 Sep 2003 WO
WO 2005006364 Jan 2005 WO
Related Publications (1)
Number Date Country
20090068781 A1 Mar 2009 US
Continuations (1)
Number Date Country
Parent 10839329 May 2004 US
Child 12271793 US