Claims
- 1. A method for manufacturing a thin film transistor, comprising the steps of:forming a silicon active layer on a substrate whose at least top surface is an insulator; forming a first silicon dioxide layer on a top surface of said silicon active layer by CVD using a mixed gas containing a silicon compound, oxygen and a first gas as a carrier gas; etching said silicon active layer and said first silicon dioxide layer simultaneously in such a manner that regions of said silicon active layer, which are adapted to be prospective channel, source and drain regions of the thin film transistor, are left unetched and that said first silicon dioxide layer becomes smaller in at least one of width or length than said channel, source and drain regions combined; and forming a second silicon dioxide layer, which covers said first silicon dioxide layer and said silicon active layer, by CVD using a mixed gas containing a silicon compound, oxygen and a second gas, which is larger in mass number than said first gas, as carrier gas.
Priority Claims (2)
Number |
Date |
Country |
Kind |
9-047874 |
Mar 1997 |
JP |
|
9-059152 |
Mar 1997 |
JP |
|
CROSS-REFERENCE TO RELATED PATENT APPLICATIONS
This application is a division of application Ser. No. 09/900,007, filed Jul. 9, 2001, now U.S. Pat. No. 6,444,508; which is a division of application Ser. No. 09/451,867, filed Dec. 1, 1999, now U.S. Pat. No. 6,258,638, issued Jul. 10, 2001; which is a division of application Ser. No. 09/033,609, filed Mar. 3, 1998, now U.S. Pat. No. 5,998,838, issued Dec. 7, 1999, and based on Japanese Patent Applications No. 9-047874, filed Mar. 3, 1997, and No. 9-059152, filed Mar. 3, 1997, by Hiroshi Tanabe, Katsuhisa Yuda, Hiroshi Okumura and Yoshinobu Sato. This application claims only subject matter disclosed in the parent application and therefore presents no new matter.
US Referenced Citations (10)
Foreign Referenced Citations (9)
Number |
Date |
Country |
3-19340 |
Jan 1991 |
JP |
3-108319 |
May 1991 |
JP |
3-120871 |
May 1991 |
JP |
3-241873 |
Oct 1991 |
JP |
6-61490 |
Mar 1994 |
JP |
6-85258 |
Mar 1994 |
JP |
8-70127 |
Mar 1996 |
JP |
8-107214 |
Apr 1996 |
JP |
10-51005 |
Feb 1998 |
JP |
Non-Patent Literature Citations (1)
Entry |
M. Sekiya et al., “High Performance Poly-Crystalline Silicon Thin Film Transistors Fabricated Using Remote Plasma Chemical Vapor Deposition of SiO2,” IEEE Electron Device Letters (1994) vol. 15, No. 2, pp. 69-71. |