Chaudhary, Kamal et al, A Near Optimal Algorithm for Technology Mapping Minimizing Area Under Delay Constraints; 29th ACM/IEEE Design Automation Conference, IEEE Computer Society Press, paper 30.4, Jun. 1992, pp. 492-498. |
Detjeus, Ewald, et al., Technology Mapping in MIS, IEEE International Conference on Computer-Aided Design (ICCAD-87), Computer Society Press of IEEE, 1987, pp. 116-119. |
Fishburn, John P., LATTIS: An Iterative Speedup Heuristic for Mapped Logic, 29th ACM/IEEE Design Automation Conference, IEEE Computer Society Press, paper 30.3, pp. 488-491. |
Kodandapani, K. et al, A Simple Algorithm for Fanout Optimization using High-Performance Buffer Libraries, presented Nov. 8th at International Conference of Computer Aided Design (ICCAD-93), California, 1993, pp. 1-6. |
Sapatnekar, Sachin Suresh, A Convex Programming Approach to Problems in VLSI Design, University of Illinois at Urbana-Champain, Ph. D. Thesis, 1992, pp. 1-169. |
Touati, Herve' J., Performance-Oriented Technology Mapping, University of California, Berkeley, Ph. D. Thesis, 1990, pp. 1-139. |
Lin et al., "A Fast and Efficient Algorithm for Determining Fanout Trees in Large Networks", European Design Automation Conference, 1991, pp. 539-544. |
Lioy, "On the Equivalence of Fanout-Point Faults", IEEE Transactions on Computers, Mar. 1993, pp. 268-271. |
Gupta et al., "Timing Optimizations in a High-Level Synthesis System", Custom Integrated Circuits Conference, 1990, pp. 14.1.1-14.1.4. |
Min et al., "FanHat: Fanout Oriented Hierarchical Automatic Test Generation System", University of Texas at Austin, 1989, pp. 470-473. |
Fishburn, "LATTIS: An Iterative Speedup Heuristic for Mapped Logic", Design Automation Conference, 1992, pp. 488 491. |
Cong, "An Improved Graph-Based FPGA Technology Mapping Algorithm for Delay Optimization", Computer Design ICCD '92, 1992, pp. 154-158. |
Singh et al., "A Heuristic Algorithm for the Fanout Problem", Design Automation Conference, 1990, pp. 357-360. |
Chaudhary, "A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints", Design Automation Conference, 1992, pp. 492-498. |