Claims
- 1. A method of programming a memory cell with a substrate that comprises a first region and a second region with a channel therebetween and a gate above said channel, and a charge trapping region that contains a first amount of charge, the method comprising:applying a constant first voltage across said gate; applying a second constant voltage across said first region; and applying a third voltage that is constant and negative to said substrate so that the effect of spillover electrons is substantially reduced when compared with when said third constant voltage is absent.
- 2. The method of claim 1, wherein said applying said third voltage causes secondary impact ionization events that create secondary electrons that are accelerated toward said gate and are injected into a different region than conventional channel hot electrons.
- 3. The method of claim 1, wherein said second region is grounded.
- 4. The method of claim 1, wherein said applying said third voltage is in the range of approximately −0.2 to −0.6 V.
- 5. The method of claim 1, wherein said memory cell comprises an EEPROM memory cell.
- 6. The method of claim 1, wherein said memory cell comprises a two bit memory cell.
- 7. The method of claim 5, wherein said memory cell comprises a two bit memory cell.
- 8. The method of claim 1, wherein said memory cell comprises:a P-type substrate; and a dielectric layer that lies between said channel and said charge trapping region.
- 9. The method of claim 8, wherein said memory cell further comprises an electrical isolation layer located above said channel.
- 10. The method of claim 8, wherein said dielectric layer comprises silicon dioxide.
- 11. The method of claim 8, wherein said charge trapping layer comprises silicon nitride.
Parent Case Info
Applicants claim, under 35 U.S.C. § 119(e), the benefit of priority of the filing date of Jun. 23, 2000, of U.S. Provisional Patent Application Serial No. 60/213,394, filed on the aforementioned date, the entire contents of which are incorporated herein by reference.
US Referenced Citations (7)
Number |
Name |
Date |
Kind |
5416738 |
Shrivastava |
May 1995 |
A |
5587949 |
Bergemont et al. |
Dec 1996 |
A |
5594685 |
Bergemont et al. |
Jan 1997 |
A |
5768192 |
Eitan |
Jun 1998 |
A |
6011725 |
Eitan |
Jan 2000 |
A |
6269023 |
Derhacobian et al. |
Jul 2001 |
B1 |
6331952 |
Wang et al. |
Dec 2001 |
B1 |
Foreign Referenced Citations (1)
Number |
Date |
Country |
WO9907000 |
Feb 1999 |
WO |
Non-Patent Literature Citations (1)
Entry |
T.Y. Chan, et al., A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device, Mar. 1987. |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/213394 |
Jun 2000 |
US |