Hieke, A., “Precise Chip and Package 3D Capacitance Simulations of Interconnects Using a General Purpose FEM-tool”, Electrical Performance of Electronic Packaging, pp. 111-114, Oct. 1999.* |
Raad et al., “Adaptive Modeling of the Transients of Submicron Itegrated Circuits”, IEEE Transactions on Components, Packaging and Manufacturing Tech. Part A, vol. 21, Issue 3, pp. 412-417, Sep. 1997.* |
Chang et al., “An Accurate Grid Local Truncation Error for Device Simulation”, IEEE/ACM Inter. Conf. on Computer-Aided Design, 1993, pp. 275-282, Nov. 1993.* |
Nagaraj et al., “Bridging the Gap Between TCAD and ECAD Methodologies in Deep Sub-Micron Interconnect Extraction and Analysis”, Proc. 12th Inter. Conf. on VLSI Design, pp. 6-11, Jan. 1999.* |
Aoyama et al., “A New Cahracterization of Sub-/spl mu/m Parallel Multilevel Interconnects and Its Experimental Verification”, Proc. of the 1995 Inter. Conf. on Microelectronic Test Structures, pp. 63-66, Mar. 1995. |