Claims
- 1. A cryptography accelerator, comprising:
an input port configured to receive a data sequence comprising header information and payload information from an entity external to the cryptography accelerator; a shared input buffer associated with a plurality of input ports, the shared input buffer configured to hold payload information associated with the data received by the plurality of input ports; and a security association lookup unit configured to identify a security association address in a first portion of the address space associated with the cryptography accelerator by using header information, the first portion of the address space corresponding to bus controller memory, wherein the security association lookup unit is operable to acquire the security association information from bus controller memory.
- 2. The cryptography accelerator of claim 1, wherein the security association lookup unit identifies the security association address using header information associated with the received data sequence.
- 3. The cryptography accelerator of claim 2, wherein the security association lookup unit identifies the security association address by performing a hash on the header information.
- 4. The cryptography accelerator of claim 2, wherein the security association lookup unit identifies the security association address by performing a hash using a source address, a destination address, a SPI, a source port number, and a destination port number.
- 5. The cryptography accelerator of claim 4, wherein the hash further uses protocol information and a version number.
- 6. The cryptography accelerator of claim 1, wherein the first portion of the address space is a HyperTransport address space.
- 7. The cryptography accelerator of claim 1, wherein the first portion of the address space is a Peripheral Components Interface (PCI) address space.
- 8. The cryptography accelerator of claim 7, wherein a second portion of the address space corresponds to a system memory address space, the random access memory coupled to a CPU external to the cryptography accelerator.
- 9. The cryptography accelerator of claim 8, wherein a third portion of the address space corresponds to on-chip memory.
- 10. The cryptography accelerator of claim 9, wherein obtaining security association information from a bus memory entails more delay than obtaining security association information from system memory which entails more delay than obtaining security association information from on-chip memory.
- 11. The cryptography accelerator of claim 10, wherein delay associated with obtaining security association information is managed by holding payload information in the shared buffer.
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] This application claims the benefit of U.S. Provisional Application No. 60/434,745, and U.S. Provisional Application No. 60/434,457, the entireties of which are incorporated by reference for all purposes.
[0002] The present application is also related to U.S. patent application Ser. No. 10/351,258, entitled Methods And Apparatus For Ordering Data In A Cryptography Accelerator, U.S. patent application Ser. No. 10/350,907, entitled Cryptography Accelerator Input Interface Data Handling, U.S. patent application Ser. No. 10/350,922, entitled Cryptography Accelerator Data Routing Unit, and U.S. patent application Ser. No. 10/350,902, entitled Cryptography Accelerator Interface Decoupling From Cryptography Processing Cores, all of which were filed on Jan. 23, 2003, the entireties of which are incorporated by reference for all purposes.
Provisional Applications (2)
|
Number |
Date |
Country |
|
60434745 |
Dec 2002 |
US |
|
60434457 |
Dec 2002 |
US |