Patent Grant
10861389
This relates generally to electronic devices with displays and, more particularly, to display driver circuitry for displays such as organic-light-emitting diode displays.
Electronic devices often include displays. For example, cellular telephones and portable computers include displays for presenting information to users.
Displays such as organic light-emitting diode displays have an array of display pixels based on light-emitting diodes. In this type of display, each display pixel includes a light-emitting diode and thin-film transistors for controlling application of a signal to the light-emitting diode to produce light.
An organic light-emitting diode display pixel includes a drive thin-film transistor connected to a data line via an access thin-film transistor. The access transistor may have a gate terminal that receives a scan signal via a corresponding scan line. Image data on the data line can be loaded into the display pixel by asserting the scan signal to turn on the access transistor. The display pixel includes a current source transistor that provides current to the organic light-emitting diode to produce light.
Transistors in an organic light-emitting diode display pixel may be subject to process, voltage, and temperature (PVT) variations. Due to such variations, transistor threshold voltages between different display pixels may vary. Variations in transistor threshold voltages can cause the display pixels to produce amounts of light that do not match a desired image. Compensation schemes are sometimes used to compensate for variations in threshold voltage. Such compensation schemes typically involve sampling operations that are performed within each pixel during normal display operations and thus increase the time required to display images.
It is within this context that the embodiments herein arise.
An electronic device may include a display having an array of display pixels. The display pixels may be organic light-emitting diode display pixels. Each display pixel may have an organic light-emitting diode that emits light. A drive transistor (i.e., a current source transistor) in each display pixel may apply current to the organic light-emitting diode in that display pixel. The drive transistor may be characterized by a threshold voltage that is subject to random variations. Compensation circuitry may be used to measure sensing current from the drive transistor, to compare the sensing current to a predetermined current level, and to apply external compensation to the display pixel based on the comparison.
The display pixel may include an organic light-emitting diode, a drive transistor coupled in series with the organic light-emitting diode, an anode reset transistor directly coupled to the anode of the organic light-emitting diode, a data line, and a current sensing transistor coupled between the data line and the source terminal of the drive transistor. The anode reset transistor may be configured to drive the source terminal of the drive transistor to a given voltage during pixel conditioning operations. The current sensing transistor may be configured to output sensing current onto the data line during current sensing operations while the data line is biased to the given voltage to reduce hysteresis-induced current sensing error.
In one suitable arrangement, the given voltage is identical to the power supply voltage that is received directly at the cathode of the organic light-emitting diode. In this arrangement, the anode reset transistor has a source terminal coupled to the anode of the organic light-emitting diode and a drain terminal coupled to the cathode of the organic light-emitting diode. In another suitable arrangement, the give voltage is identical to the reference voltage that is supplied on a column reference voltage line. In this arrangement, the anode reset transistor has a source terminal coupled to the reference voltage line and a drain terminal coupled to the anode of the organic light-emitting diode. Configured in these ways, the voltage at the source terminal of the drive transistor remains unperturbed when the display pixel transitions from the pixel conditioning operations to the current sensing operations, thus eliminating hysteresis-induced current sensing error.
An illustrative electronic device of the type that may be provided with an organic light-emitting diode (OLED) display is shown in
Input-output circuitry in device 10 such as input-output devices 12 may be used to allow data to be supplied to device 10 and to allow data to be provided from device 10 to external devices. Input-output devices 12 may include buttons, joysticks, click wheels, scrolling wheels, touch pads, key pads, keyboards, microphones, speakers, tone generators, vibrators, cameras, sensors, light-emitting diodes and other status indicators, data ports, etc. A user can control the operation of device 10 by supplying commands through input-output devices 12 and may receive status information and other output from device 10 using the output resources of input-output devices 12.
Input-output devices 12 may include one or more displays such as display 14. Display 14 may be a touch screen display that includes a touch sensor for gathering touch input from a user or display 14 may be insensitive to touch. A touch sensor for display 14 may be based on an array of capacitive touch sensor electrodes, acoustic touch sensor structures, resistive touch components, force-based touch sensor structures, a light-based touch sensor, or other suitable touch sensor arrangements.
Control circuitry 16 may be used to run software on device 10 such as operating system code and applications. During operation of device 10, the software running on control circuitry 16 may display images on display 14 in input-output devices.
Display driver circuitry such as display driver integrated circuit 15 may be coupled to conductive paths such as metal traces on substrate 24 using solder or conductive adhesive. If desired, display driver integrated circuit 15 may be coupled to substrate 24 over a path such as a flexible printed circuit or other cable. Display driver integrated circuit 15 (sometimes referred to as a timing controller chip) may contain communications circuitry for communicating with system control circuitry 16 over path 125. Path 125 may be formed from traces on a flexible printed circuit or other cable. Control circuitry 16 (see
During operation, the control circuitry may supply display driver integrated circuit 15 with information on images to be displayed on display 14. To display the images on display pixels 22, display driver integrated circuit 15 may supply clock signals and other control signals to display driver circuitry such as row driver circuitry 18 and column driver circuitry 20. For example, data circuitry 13 may receive image data and process the image data to provide pixel data signals to display 14. The pixel data signals may be demultiplexed by column driver circuitry 20 and pixel data signals D may be routed to each pixel 22 over data lines 26 (e.g., to each red, green, or blue pixel). Row driver circuitry 18 and/or column driver circuitry 20 may be formed from one or more integrated circuits and/or one or more thin-film transistor circuits.
Display driver integrated circuit 15 may include compensation circuitry 17 that helps to compensate for variations among display pixels 22 such as threshold voltage variations. Compensation circuitry 17 may, if desired, also help compensate for transistor aging. Compensation circuitry 17 may be coupled to pixels 22 via path 19, switching circuitry 21, and paths 23. Compensation circuitry 17 may include sense circuitry 25 and bias circuitry 27. Sense circuitry 25 may be used in sensing (e.g., sampling) voltages from pixels 22. During sense operations, switching circuitry 21 may be configured to electrically couple sense circuitry 25 to one or more selected pixels 22. For example, compensation circuitry 17 may produce control signal CTL to configure switching circuitry 21. Sense circuitry 25 may sample currents, voltages or other desired signals from the pixels over path 19, switching circuitry 21, and paths 23. Bias circuitry 27 may include one or more driver circuits for driving reference or bias voltages onto nodes of pixels 22. For example, switching circuitry 21 may be configured to electrically couple path 19 to one or more selected pixels 22. In this scenario, bias circuitry 27 may provide reference signals to the selected pixels. The reference signals may bias nodes at the selected pixels at desired voltages for the sensing operations performed by sense circuitry 25.
Compensation circuitry 17 may perform compensation operations on pixels 22 using bias circuitry 27 and sense circuitry 25 to generate compensation data that is stored in storage 29. Storage 29 may, for example, be static random-access memory (SRAM). In the example of
Data circuitry 13 may include gamma circuitry 44 that provides a mapping of digital image data to analog data signals at appropriate voltage levels for driving pixels 22. Multiplexer 46 receives a set of possible analog data signals from gamma circuitry 44 and is controlled by the digital image data to select an appropriate analog data signal for the digital image data. Compensation data retrieved from storage 29 may be added to (or subtracted from) the digital image data by adder circuit 48 to help compensate for transistor variations (e.g., threshold voltage variations, transistor aging variations, or other types of variations) between different display pixels 22. This example in which compensation data is added as an offset to digital input image data is merely illustrative. In general, data circuitry 13 may process compensation data along with image data to produce compensated analog data signals for driving pixels 22.
In contrast to techniques that focus on performing in-pixel threshold canceling (such as by performing a reset phase followed by a threshold compensation phase), performing sensing and compensation in this way using compensation circuitry 17 outside of each pixel 22 allows for higher refresh rates (e.g., greater than 60 Hz refresh rate, at least 120 Hz refresh rate, etc.) and is sometimes referred to as “external” compensation. External variation compensation may be performed in the factory, in real time (e.g., during blanking intervals between successive image frames), or when the display is idle (as examples).
Row driver circuitry 18 may be located on the left and right edges of display 14, on only a single edge of display 14, or elsewhere in display 14. During operation, row driver circuitry 18 may provide row control signals on horizontal lines 28 (sometimes referred to as row lines, “scan” lines, and/or “emission” lines). Row driver circuitry 18 may include scan line driver circuitry for driving the scan lines and emission line driver circuitry for driving the emission lines.
Demultiplexing circuitry 20 may be used to provide data signals D from display driver integrated circuit (DIC) 15 onto a plurality of corresponding vertical lines 26. Demultiplexing circuitry 20 may sometimes be referred to as column driver circuitry, data line driver circuitry, or source driver circuitry. Vertical lines 26 are sometimes referred to as data lines. During display operations, display data may be loaded into display pixels 22 using lines 26.
Each data line 26 is associated with a respective column of display pixels 22. Sets of horizontal signal lines 28 run horizontally across display 14. Each set of horizontal signal lines 28 is associated with a respective row of display pixels 22. The number of horizontal signal lines in each row is determined by the number of transistors in the display pixels 22 that are being controlled independently by the horizontal signal lines. Display pixels of different configurations may be operated by different numbers of scan lines.
Row driver circuitry 18 may assert control signals such as scan and emission signals on the row lines 28 in display 14. For example, driver circuitry 18 may receive clock signals and other control signals from display driver integrated circuit 15 and may, in response to the received signals, assert scan control signals and an emission control signal in each row of display pixels 22. Rows of display pixels 22 may be processed in sequence, with processing for each frame of image data starting at the top of the array of display pixels and ending at the bottom of the array (as an example). While the scan lines in a row are being asserted, control signals and data signals that are provided to column driver circuitry 20 by DIC 15 may direct column driver circuitry 20 to demultiplex and drive associated data signals D (e.g., compensated data signals provided by data circuitry 13) onto data lines 26 so that the display pixels in the row will be programmed with the display data appearing on the data lines D. The display pixels can then display the loaded display data.
The external pixel compensation scheme described above may involve using sense circuitry 25 to perform current sensing on selected display pixels. In general, the amount of emission current flowing through each display pixel is dependent on the threshold voltage of a “drive” thin-film transistor within that display pixel. The threshold voltage of the drive transistor may also vary depending on the current value of the gate-to-source voltage Vgs of the drive transistor. For example, the drive transistor threshold voltage may exhibit a first average level when Vgs is being raised from low to high, but may exhibit a second average level that is different than the first average level when Vgs is being lowered from high to low, thus yielding different current-voltage (I-V) characteristic curves. This dependence of the threshold voltage on the actual Vgs value is sometimes referred to as transistor “hysteresis,” and if care is not taken, this hysteresis can negatively impact the accuracy of the current sensing operations performing by circuitry 25.
Transistors 312 and 310 and diode 300 may be coupled in series between a first power supply line 302 (e.g., a positive power supply line on which positive power supply voltage VDDEL is provided) and a second power supply line 304 (e.g., a ground power supply line on which ground voltage VSSEL is provided). Transistor 310 has a gate terminal that receives an emission control signal EM provided over an emission control line. Transistor 310 is therefore sometimes referred to as an emission control transistor. Storage capacitor Cst may have first and second terminals that are coupled to the gate and source terminals of drive transistor 312, respectively. Additional parasitic capacitance that is coupled to the gate terminal of transistor 312 is lumped together and collectively represented as capacitance Cpar in
Transistor 314 may be coupled between column line 23 (e.g., a shared path on which a reference voltage Vref is provided to each pixel 22 along a given column) and the gate terminal of drive transistor 312. The gate terminal of drive transistor 312 is marked as node N2. Transistor 314 has a gate terminal that receives a first scan control signal Scan1 via a first scan control line and is selectively turned on to set the gate voltage of drive transistor 312 to a predetermined voltage level (e.g., to voltage level Vref). Transistor 314 is therefore sometimes referred to as a gate voltage setting transistor.
Transistor 316 may be coupled between column line 26 (e.g., a data line that is coupled to column driver circuitry 20) and the source terminal of drive transistor 312. The source terminal of drive transistor 312 is marked as node N1. Transistor 316 has a gate terminal that receives a second scan control signal Scan2 via a second scan control line and is selectively turned on to load a data signal into pixel 22. Transistor 316 is therefore sometimes referred to as a data loading transistor.
Prior to sensing, display pixel 22 has to be first pre-conditioned with the desired data value.
Pixel conditioning operations will then be followed by current sensing operations (see,
At time t1 (which correspond to the second phase of the pixel conditioning operations shown in
At time t2 (which corresponds to the end of pixel conditioning and the start of current sensing operations), transistor 316 is turned on to discharge node N1 to Vsense. Assuming Vsense is less than VDDEL (which is generally the case), which effectively pushes Vgs_drive to back up towards Vgs1, as described above in connection with
In accordance with an embodiment, display pixel 22 may be provided with an anode reset transistor that is continuously turned on during pixel conditioning and current sensing operations to help mitigate the impacts of hysteresis.
Transistors 512 and 510 and diode 500 may be coupled in series between a first power supply line 502 (e.g., a positive power supply line on which positive power supply voltage VDDEL is provided) and a second power supply line 504 (e.g., a ground power supply line on which ground voltage VSSEL is provided). Diode 500 has a cathode terminal coupled to power supply line 504 and an anode terminal coupled to node N3. Transistor 510 has a gate terminal that receives an emission control signal EM provided over an emission control line. Transistor 510 is therefore sometimes referred to as an emission control transistor or an emission transistor. Storage capacitor Cst may have a first terminal coupled to the gate terminal of drive transistor 512 and a second terminal coupled to the source terminal of drive transistor 512. Additional parasitic capacitance that is present at the gate terminal of transistor 512 is lumped together and collectively represented as capacitance Cpar in
Transistor 514 has a drain terminal coupled to column line 23 (e.g., a shared path on which a reference voltage Vref is provided to each pixel 22 along a given column) and a source terminal coupled to the gate terminal of drive transistor 512. The gate terminal of drive transistor 512 is labeled as node N2. Transistor 514 has a gate terminal that receives a first scan control signal Scan1 via a first scan control line and is selectively turned on by asserting signal Scan1 to set the gate voltage of drive transistor 312 to a predetermined voltage level (e.g., to voltage level Vref). Transistor 514 is therefore sometimes referred to as a gate voltage setting transistor.
Transistor 516 has a drain terminal coupled to column line 26 (e.g., a data line that is coupled to column driver circuitry 20) and a source terminal coupled to the source terminal of drive transistor 512. The source terminal of drive transistor 312 is labeled as node N1. Transistor 516 has a gate terminal that receives a second scan control signal Scan2 via a second scan control line and is selectively turned on by asserting signal Scan2 to load a data signal into pixel 22. Transistor 516 is therefore sometimes referred to as a data loading transistor.
The anode terminal of diode 500 is labeled as node N3. In particular, transistor 518 has a source terminal coupled to node N3, a drain terminal coupled to power supply line 504, and a gate terminal configured to receive anode reset control signal Vanode_reset. Since transistor 518 is a p-channel transistor, transistor 518 may be turned on by asserting signal Vanode_reset (i.e., by driving Vanode_reset low). Transistor 518 is therefore sometimes referred to as the anode reset transistor. Anode reset transistor 518 may be constantly turned on during pixel conditioning and current sensing operations to prevent any hysteresis impact.
The example of
Prior to sensing, display pixel 22 has to be first pre-conditioned with the desired data value, which can vary from a low or even negative voltage level below VSSEL to a high positive voltage level at or around VDDEL.
In particular, note that anode reset transistor 518 is turned on during the first phase of pixel conditioning. Turning on anode reset transistor 518 during this time would drive node N3 to voltage VSSEL.
Assuming VSSEL is less than Vdata, the voltage at node N1 may decrease by a first amount. Since the voltage across capacitor Cst has nowhere to discharge at this time, node N2 will also be pushed downwards. Due to the existence of parasitic capacitance Cpar at node N2 (which acts like a capacitive divider), however, the amount of voltage decrease at node N2 will be relatively less than that of node N1. The net result is that the gate-to-source voltage Vgs of drive transistor 312 will actually increase during this time period after transistors 514 and 516 are shut off.
Pixel conditioning operations will then be followed by current sensing operations (see, e.g.,
In particular, the sensing voltage Vsense may be set equal to voltage VSSEL (i.e., Vsense=VSSEL). Biasing data line 26 to VSSEL during current sensing ensures that node N1 remains unchanged when pixel 22 transitions from pixel conditioning to current sensing operations since node N1 was previously biased to VSSEL as shown in
At time t1 (which correspond to the second phase of the pixel conditioning operations shown in
At time t2 (which corresponds to the end of pixel conditioning and the start of current sensing operations), emission transistor 510 is turned off while transistor 516 is turned on to apply the sensing voltage Vsense to node N1. Since Vsense is biased equal to VSSEL (as shown in
At step 702, pixel 22 may be configured to perform the second phase of pixel conditioning, wherein transistors 514 and 516 are both turned off while emission transistor 510 is turned on. Since anode reset transistor 518 remains on during this time, transistors 510 and 518 may drive node N1 to power supply voltage VSSEL.
At step 704, pixel 22 may be configured to perform current sensing operations by turning off emission transistor 510 and turning on current sensing transistor 516 while setting the sensing voltage Vsense equal to VSSEL. Operated in this way, there will be no voltage change at node N1, and hysteresis sensing error is minimized. Subsequently, at step 706, pixel 22 may be reprogrammed with emission data. In general, the pixel conditioning and current sensing operations shown in
The exemplary pixel architectures shown in
The example of
Prior to sensing, display pixel 22 has to be first pre-conditioned with the desired data value, which can vary from a low or even negative voltage level below VSSEL to a high positive voltage level at or around VDDEL.
In particular, note that anode reset transistor 518 will have to be turned off during the first phase of pixel conditioning to allow Vdata to be loaded into node N1. Otherwise, anode reset transistor 518 will fight against transistor 516 to try to drive node N1 towards VSSEL.
Assuming VSSEL is less than Vdata, the voltage at node N1 may decrease by a first amount. Since the voltage across capacitor Cst has nowhere to discharge at this time, node N2 will also be pushed downwards. Due to the existence of parasitic capacitance Cpar at node N2 (which acts like a capacitive divider), however, the amount of voltage decrease at node N2 will be relatively less than that of node N1. The net result is that the gate-to-source voltage Vgs of drive transistor 312 will actually increase during this time period after transistors 514 and 516 are shut off.
Pixel conditioning operations will then be followed by current sensing operations (see, e.g.,
The example of
Prior to sensing, display pixel 22 has to be first pre-conditioned with the desired data value, which can vary from a low or even negative voltage level below VSSEL to a high positive voltage level at or around VDDEL.
In particular, note that anode reset transistor 518′ will have to be turned off during the first phase of pixel conditioning to allow Vdata to be loaded into node N1. Otherwise, anode reset transistor 518′ will fight against transistor 516 to try to drive node N1 towards Vref.
Pixel conditioning operations will then be followed by current sensing operations (see, e.g.,
The foregoing is merely illustrative and various modifications can be made by those skilled in the art without departing from the scope and spirit of the described embodiments. The foregoing embodiments may be implemented individually or in any combination.
This application claims the benefit of provisional patent application No. 62/716,290, filed Aug. 8, 2018, which is hereby incorporated by reference herein in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 8648848 | Tsai et al. | Feb 2014 | B2 |
| 20140300281 | Chaji | Oct 2014 | A1 |
| 20160104427 | Matsueda | Apr 2016 | A1 |
| 20160163278 | Pappas et al. | Jun 2016 | A1 |
| 20170278459 | Jeon | Sep 2017 | A1 |
| 20180033372 | Kishi | Feb 2018 | A1 |
| 20180075798 | Nho | Mar 2018 | A1 |
| 20180158415 | Chaji | Jun 2018 | A1 |
| 20190103055 | Gao | Apr 2019 | A1 |
| 20190130846 | Chung et al. | May 2019 | A1 |
| 20190147796 | Rha et al. | May 2019 | A1 |
| 20190154439 | Binder | May 2019 | A1 |
| 20190259325 | Chaji et al. | Aug 2019 | A1 |
| Number | Date | Country |
|---|---|---|
| 2852947 | Jul 2018 | EP |
| Number | Date | Country | |
|---|---|---|---|
| 20200051500 A1 | Feb 2020 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62716290 | Aug 2018 | US |
