Gracie et al., Performance of low-complexity Turbo decoder with a simple early stopping criterion implemented on a SHARC processor, communications research centre, p. 1-6, 1998.* |
Robertson, Illuminating the structure of Code and Decoder of Parallel Concatenated Recursive Systematic (Turbo) Codes, IEEE, p. 1298-1303, 1994.* |
A Viterbi, An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes, IEEE, 2-199 p. 260-264.* |
Benedetto et al., PErformance of Continuous and Blockwise Decoded Turbo Codes, IEEE, May 1997, p. 77-79.* |
S Pietrobon, Efficient Implementation of Continuous MAP Decoders and a Synchronisation Technique for Turbo Decoders, Satellite Communications Research Centre, University of South Australia, Sep. 1996.* |
Sklar, “A Primer on Turbo Code Concepts,” IEEE, pp. 94-102 (1997). |
Ryan, “A Turbo Code Tutorial,” New Mexico State University, 9 pgs. (1996). |
“European Transactions on Telecommunications,”AEI, ETT vol. 8, No. 2, pp. 119-125 (1997). |
Benedetto et al., “Design of Parallel Concatenated Convolutional Codes,” IEEE, pp. 591-600 (1996). |
Berrou et al., “Near Optimum Error Correcting Coding and Decoding: Turbo-Codes,” IEEE, pp. 1261-1271 (1996). |
Divsalar et al.,“Turbo Codes for PCS Applications,” IEEE, pp. 54-59 (1995). |
Robertson, “Illuminating the Structure of Code and Decoder of Parallel Concatenated Recursive Systematic (Turbo) Codes,” IEEE, pp. 1298-1303 (1994). |
Berrou et al., “Near Shannon Limit Error—Correcting Coding and Decoding: Turbo-Codes (1),” IEEE, pp. 1064-1070 (1993). |
Bahl et al., “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate,” IEEE, pp. 284-287 (1974). |
Viterbi, “Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm,” IEEE, pp. 260-269 (1966). |