1. Field of the Invention
The present invention relates in general to integrated circuit (IC) manufacturing and, more specifically, to methods for tracking IC devices in a substantially continuous flow of IC devices from multiple lots through one or more steps in an IC manufacturing process.
2. State of the Art
Integrated circuits (ICs) are small electronic circuits formed on the surface of a wafer of semiconductor material, such as silicon, in an IC manufacturing process referred to as “fabrication.” Once fabricated, ICs are probed to evaluate a variety of their electronic characteristics, cut from the wafer on which they were formed into discrete IC dice or “chips,” and then assembled for customer use using various well-known IC packaging techniques, including lead frame packaging, Chip-On-Board (COB) packaging, and flip-chip packaging.
During the manufacturing process, ICs generally undergo a variety of tests to ensure they will function properly once shipped. Testing typically involves a variety of known test steps, such as speed grading, burn-in, and final, which test ICs for defects and functionality and grade ICs for speed.
ICs are typically tracked through the fabrication, probe, assembly, and test steps described above so correlations can be found between the results of tests performed on ICs in the test steps and the “path” the ICs took through the manufacturing process. For example, by tracking a group of ICs through the manufacturing process, it might be determined that ICs wire-bonded on a particular wire-bonding machine have an unusually high failure rate when tested. Similarly, it might be determined that a test machine itself is failing a disproportionate number of ICs. In either case, tracking ICs through the manufacturing process allows the source of a problem to be pinpointed and addressed.
As shown in
In the conventional tracking procedure 10, a sub-lot (e.g., sub-lot H) is received from an input queue 14 where sub-lots wait to proceed through the process step 12. The process step 12 may be any step in the IC manufacturing process including, for example, probe, wafer saw, speed grading, burn-in, or final testing.
As a sub-lot advances through the process step 12, data 16 related to the process step 12 is generated. Such data 16 may include, for example: an identification of the processing equipment and the operating personnel for the process step 12; information regarding the set-up of the process step 12; the time and date the sub-lot advanced through the process step 12; and yield and test results from the process step 12.
Once a sub-lot has advanced through the process step 12, a process report 18 is manually or automatically generated based on the generated data 16. To associate the process report 18, and hence the data 16, with the ICs in the sub-lot, and thus track the ICs through the process step 12, the process report 18 lists the lot number (e.g., “H”) of the ICs in the sub-lot. Typically, the process report 18 also physically accompanies the sub-lot through the remainder of the manufacturing process to ensure that the data 16 is correlated with the ICs in the sub-lot, although this is not necessary if other indicia identifying the lot number of the ICs in the sub-lot physically accompany the sub-lot through the manufacturing process.
With the process report 18 generated, a processed sub-lot (e.g., sub-lot H) is cleared from equipment associated with the process step 12 to an output queue 20 to prepare the process step 12 for processing another sub-lot (e.g., sub-lot I). Once the processed sub-lot is cleared, the next sub-lot can be processed. This “clearing” process is necessary because if two sub-lots (e.g., sub-lots H and I) proceed through the process step 12 in a continuous manner, the conventional tracking procedure 10 is unable to correlate the data 16 and the process report 18 generated as each of the two sub-lots proceed with the correct sub-lot. Instead, the data 16 for the two sub-lots is mixed, causing the conventional tracking procedure 10 to fail to uniquely track the two sub-lots through the process step 12.
The conventional tracking procedure described above is problematic because it makes inefficient use of often very expensive manufacturing and test equipment and other resources by leaving sub-lots “parked” in input queues while process reports are generated and the equipment is cleared of already processed sub-lots. In process steps that use multiple machines in parallel to process a sub-lot, some machines may be idle while other machines finish their allotment from the sub-lot being processed and the next sub-lot waits in an input queue. In addition, generation of the process reports, as well as clearing a processed sub-lot from equipment, often requires laborious manual work by operating personnel. Further, a process report that must physically accompany a sub-lot through the manufacturing process may become lost or damaged, and thus is not as reliable a means of tracking ICs as is desired.
As described in U.S. Pat. Nos. 5,301,143, 5,294,812, and 5,103,166, some methods have been devised to aid quality control personnel in tracking ICs undergoing failure analysis back to the wafer from which they come. By tracking the ICs back to their wafer, test data related to the ICs can be correlated to the wafer to pinpoint possible problems with the wafer. Such methods take place “off” the manufacturing line and involve the use of electrically retrievable identification (ID) codes, such as so-called “fuse IDs,” programmed into individual ICs to identify the ICs. Fuse IDs and other electrically retrievable ID codes are typically programmed into ICs by blowing selected fuses or anti-fuses in circuitry on the ICs so that the circuitry outputs the ID code when accessed. Unfortunately, none of these methods addresses the inefficiency problems caused by the conventional lot-based tracking procedure described above.
Therefore, there is a need in the art for a procedure for tracking ICs through an IC manufacturing process that uses manufacturing resources more efficiently. Such a procedure should not leave equipment idle while ICs wait to be processed. In addition, such a procedure should achieve a level of reliability not reached by conventional tracking procedures.
An inventive method for tracking IC devices of the type to each have a substantially unique ID code (e.g., a fuse ID) through a step in an IC manufacturing process includes: reading the ID code of each of the IC devices; advancing multiple lots of the IC devices through the step in the manufacturing process in a substantially continuous manner; generating data, such as processing equipment data or test data, related to the advancement of each of the IC devices through the step in the process; and associating the data generated for each of the IC devices with the ID code of its associated IC device.
By associating the data with the ID codes, the inventive method allows the IC devices to be tracked through the step in the process. Further, because multiple lots of the IC devices can advance through the step in the manufacturing process continuously, manufacturing resources are used more efficiently. In addition, because the ID codes and associated data read and generated using the inventive method need not physically accompany ICs as they progress through the manufacturing process, the inventive method is more reliable than conventional tracking procedures.
In another embodiment, a method of manufacturing IC devices from semiconductor wafers includes: providing wafers in multiple lots; fabricating ICs on the wafers; causing each of the ICs to permanently store a substantially unique ID code, such as a fuse ID; separating the ICs from their wafers to form IC dice; assembling the IC dice into IC devices; reading the ID code from the IC in each of the IC devices; testing each of the IC devices; while testing the IC devices: advancing the IC devices from the multiple lots of wafers through at least one test step in a substantially continuous manner; generating data related to the advancement of each of the IC devices through the test step; and associating the data generated for each of the IC devices with the ID code of the IC in its associated IC device.
In a further embodiment, a method for correlating variables related to an IC manufacturing process with variables related to the performance of IC devices as they advance through the process includes: causing each of multiple ICs from multiple lots to permanently store a substantially unique ID code, such as a fuse ID; reading the ID code from each of the IC devices; advancing the IC devices from the multiple lots through at least one step in the manufacturing process in a substantially continuous manner; while the IC devices advance through the step in the manufacturing process, generating data related to process variables associated with the step in the process; generating data related to variables associated with the performance of at least some of the IC devices as they advance through at least one step in the manufacturing process; and associating the process variable-related data and the performance variable-related data generated for each of the IC devices with the ID code of the IC device associated with the data to correlate the process variables with the performance variables.
As shown in
The IC devices are each programmed with a unique ID code, such as the well-known fuse ID described above. Briefly, a fuse ID is programmed in an IC device by selectively blowing fuses or anti-fuses in a circuit on the IC device so that when the circuit is accessed, it outputs an ID code. Although it is preferable that the ID code programmed into each IC device be unique by specifying, for example, a lot number, wafer number, and wafer position for the IC device, it is not necessary to implement the present invention. For example, if the ID code is the same for all IC devices derived from the same semiconductor wafer, or from the same lot, it will work for purposes of the present invention.
Before or after the IC devices progress through the process step 32, their ID codes are read and stored in a computer as data 38. As the IC devices progress through the process step 32, data 40 related to the process step 32 is generated for each IC device. Such data 40 may include, for example, process variables such as the processing equipment used, the operating personnel present, the set-up, and the time and date of processing for the process step 32, and performance variables such as yield and test results from the process step 32. The set-up for the process step 32 may include, for example, a standard set-up or a set-up in accordance with a Special Work Request (SWR) by engineering personnel.
The ID code data 38 and process-related data 40 may be automatically correlated by computer with data from process steps prior to the process step 32 through reference to the ID codes common to the ID code data 38 generated in the process step 32 and ID code data generated in the prior process steps. As a result, correlations can be found between process variables, such as the processing equipment used, and performance variables, such as test results. Thus, for example, it might be discerned that the IC devices derived from a particular section of the semiconductor wafers provided by a particular supplier have an unusually high failure rate at a particular test step. The process of correlation is preferably performed in real time so information is available immediately, although it is within the scope of the present invention to perform the correlation at a later time.
Once the IC devices have advanced through the process step 32, the processed IC devices are output from the process step 32 to mixed output lots 42. It should be understood that, in some cases, the processed IC devices must be cleared from processing equipment before other IC devices can be processed, and in other cases, such as in serial-feed machines, processed IC devices are being output from the process step 32 while other IC devices are advancing through the process step 32 and still other IC devices are being received by the process step 32. Any of these cases fall within the scope of the present invention.
It should be understood that by reading the ID codes of processed IC devices and associating those codes with data generated during processing, the inventive method 30 avoids the need for lot-based manufacturing altogether. The mixed input lots 36 and output lots 42 may then be mixed without regard to lots, and the processing of IC devices through the process step 32 may proceed in a substantially continuous fashion, thus dramatically improving the utilization of processing equipment. In addition, because the ID codes and associated data read and generated using the inventive method need not physically accompany ICs as they progress through the manufacturing process, the inventive method is more reliable than conventional tracking procedures.
Although the present invention has been described with reference to a particular embodiment, the invention is not limited to this described embodiment. For example, the present invention includes within its scope the manufacture of Single In-line Memory Modules (SIMMs) and Dual In-line Memory Modules (DIMMs), as well as the IC devices described above. Thus, the invention is limited only by the appended claims, which include within their scope all equivalent methods that operate according to the principles of the invention as described.
This application is a continuation of U.S. patent application Ser. No. 12/776,625, filed May 10, 2010, now U.S. Pat. No. 8,315,730, issued Nov. 20, 2012, which application is a continuation of U.S. patent application Ser. No. 11/763,104, filed Jun. 14, 2007, now U.S. Pat. No. 7,738,988, issued Jun. 15, 2010, which application is a continuation of U.S. patent application Ser. No. 10/205,918, filed Jul. 25, 2002, now U.S. Pat. No. 7,555,358, issued Jun. 30, 2009, which is a continuation of U.S. patent application Ser. No. 09/137,781, filed Aug. 20, 1998, now U.S. Pat. No. 6,427,092, issued Jul. 30, 2002, which is a continuation of U.S. patent application Ser. No. 08/822,731, filed Mar. 24, 1997, now U.S. Pat. No. 5,856,923, issued Jan. 5, 1999, which is related to the following applications: Ser. No. 08/591,238, filed Jan. 17, 1996, now abandoned; Ser. No. 08/664,109, filed Jun. 13, 1996, now U.S. Pat. No. 5,895,962, issued Apr. 20, 1999; Ser. No. 08/785,353, filed Jan. 17, 1997, now U.S. Pat. No. 5,927,512, issued Jul. 27, 1999; Ser. No. 08/801,565, filed Feb. 17, 1997, now U.S. Pat. No. 5,844,803 issued Dec. 1, 1998; Ser. No. 08/806,442, filed Feb. 26, 1997, now U.S. Pat. No. 5,915,231, issued Jun. 22, 1999; and Ser. No. 08/871,015, filed Jun. 6, 1997, now U.S. Pat. No. 5,907,492, issued May 25, 1999. The disclosure of each of the previously referenced U.S. patent applications and patents is hereby incorporated by reference herein in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
4027246 | Caccoma et al. | May 1977 | A |
4032949 | Bierig | Jun 1977 | A |
4150331 | Lacher et al. | Apr 1979 | A |
4454413 | Morton | Jun 1984 | A |
4455495 | Masuhara et al. | Jun 1984 | A |
4460999 | Schmidt | Jul 1984 | A |
4510673 | Shils et al. | Apr 1985 | A |
4534014 | Ames | Aug 1985 | A |
4667403 | Edinger et al. | May 1987 | A |
4736373 | Schmidt | Apr 1988 | A |
4796194 | Atherton | Jan 1989 | A |
4871963 | Cozzi et al. | Oct 1989 | A |
4954453 | Venutolo et al. | Sep 1990 | A |
4958373 | Usami et al. | Sep 1990 | A |
4967381 | Lane et al. | Oct 1990 | A |
4985988 | Littlebury et al. | Jan 1991 | A |
5003251 | Fuoco | Mar 1991 | A |
5014208 | Wolfson | May 1991 | A |
5043657 | Amazeen et al. | Aug 1991 | A |
5103166 | Jeon et al. | Apr 1992 | A |
5105362 | Kotani et al. | Apr 1992 | A |
5110754 | Lowrey et al. | May 1992 | A |
5118369 | Shamir et al. | Jun 1992 | A |
5150331 | Harris | Sep 1992 | A |
5175774 | Truax et al. | Dec 1992 | A |
5197650 | Monzen et al. | Mar 1993 | A |
5217834 | Higaki et al. | Jun 1993 | A |
5219765 | Yoshida et al. | Jun 1993 | A |
5226118 | Baker et al. | Jul 1993 | A |
5235550 | Zagar et al. | Aug 1993 | A |
5253208 | Kang | Oct 1993 | A |
5256562 | Vu et al. | Oct 1993 | A |
5256578 | Corley et al. | Oct 1993 | A |
5271796 | Miyashita et al. | Dec 1993 | A |
5289113 | Meaney et al. | Feb 1994 | A |
5294812 | Hashimoto et al. | Mar 1994 | A |
5296402 | Ryou | Mar 1994 | A |
5301143 | Ohri et al. | Apr 1994 | A |
5326709 | Moon et al. | Jul 1994 | A |
5345110 | Renfro et al. | Sep 1994 | A |
5347463 | Nakamura et al. | Sep 1994 | A |
5350715 | Lee et al. | Sep 1994 | A |
5352945 | Casper | Oct 1994 | A |
5355320 | Erjavic et al. | Oct 1994 | A |
5360747 | Larson et al. | Nov 1994 | A |
5375062 | Aoki | Dec 1994 | A |
5399531 | Wu | Mar 1995 | A |
5420796 | Weling et al. | May 1995 | A |
5424652 | Hembree et al. | Jun 1995 | A |
5428311 | McClure | Jun 1995 | A |
5440493 | Doida | Aug 1995 | A |
5442561 | Yoshizawa et al. | Aug 1995 | A |
5448488 | Oshima | Sep 1995 | A |
5450326 | Black | Sep 1995 | A |
5467304 | Uchida et al. | Nov 1995 | A |
5477493 | Danbayashi | Dec 1995 | A |
5483175 | Ahmad et al. | Jan 1996 | A |
5495417 | Fuduka et al. | Feb 1996 | A |
5504369 | Dasse et al. | Apr 1996 | A |
5511005 | Abbe et al. | Apr 1996 | A |
5516028 | Rasp et al. | May 1996 | A |
5537325 | Iwakiri et al. | Jul 1996 | A |
5538141 | Gross, Jr. et al. | Jul 1996 | A |
5539235 | Allee | Jul 1996 | A |
5550838 | Okajima | Aug 1996 | A |
5563832 | Kagami | Oct 1996 | A |
5567927 | Kahn et al. | Oct 1996 | A |
5568408 | Maeda | Oct 1996 | A |
5570293 | Tanaka et al. | Oct 1996 | A |
5581510 | Furusho et al. | Dec 1996 | A |
5590069 | Levin | Dec 1996 | A |
5600171 | Makihara et al. | Feb 1997 | A |
5603412 | Gross, Jr. et al. | Feb 1997 | A |
5606193 | Ueda et al. | Feb 1997 | A |
5617366 | Yoo | Apr 1997 | A |
5619469 | Joo et al. | Apr 1997 | A |
5625816 | Burdick et al. | Apr 1997 | A |
5642307 | Jernigan et al. | Jun 1997 | A |
5654204 | Anderson et al. | Aug 1997 | A |
5726074 | Yabe et al. | Mar 1998 | A |
5764650 | Debenham | Jun 1998 | A |
5787012 | Levitt et al. | Jul 1998 | A |
5787190 | Peng et al. | Jul 1998 | A |
5801067 | Shaw et al. | Sep 1998 | A |
5801965 | Takagi et al. | Sep 1998 | A |
5805472 | Fukasawa | Sep 1998 | A |
5822218 | Moosa et al. | Oct 1998 | A |
5828778 | Hagi et al. | Oct 1998 | A |
5837558 | Zuniga et al. | Nov 1998 | A |
5844803 | Beffa et al. | Dec 1998 | A |
5856923 | Jones et al. | Jan 1999 | A |
5865319 | Okuda et al. | Feb 1999 | A |
5867505 | Beffa et al. | Feb 1999 | A |
5889674 | Burdick et al. | Mar 1999 | A |
5890807 | Igel et al. | Apr 1999 | A |
5895962 | Zheng et al. | Apr 1999 | A |
5907492 | Akram et al. | May 1999 | A |
5915231 | Beffa et al. | Jun 1999 | A |
5927512 | Beffa et al. | Jul 1999 | A |
5946497 | Lee et al. | Aug 1999 | A |
5950012 | Shiell et al. | Sep 1999 | A |
5963881 | Kahn et al. | Oct 1999 | A |
5976899 | Farnworth et al. | Nov 1999 | A |
5991699 | Kulkarni et al. | Nov 1999 | A |
5994915 | Farnworth et al. | Nov 1999 | A |
6000830 | Asano et al. | Dec 1999 | A |
6018686 | Orso et al. | Jan 2000 | A |
6049624 | Wilson et al. | Apr 2000 | A |
6055463 | Cheong et al. | Apr 2000 | A |
6067507 | Beffa et al. | May 2000 | A |
6072574 | Zeimantz et al. | Jun 2000 | A |
6075216 | Nakamura et al. | Jun 2000 | A |
6100486 | Beffa et al. | Aug 2000 | A |
6122563 | Beffa et al. | Sep 2000 | A |
6130442 | Di Zenzo et al. | Oct 2000 | A |
6138256 | Debenham et al. | Oct 2000 | A |
6147316 | Beffa et al. | Nov 2000 | A |
6148307 | Burdick et al. | Nov 2000 | A |
6190972 | Zheng et al. | Feb 2001 | B1 |
6194738 | Debenham et al. | Feb 2001 | B1 |
6208947 | Beffa | Mar 2001 | B1 |
6219810 | Debenham | Apr 2001 | B1 |
6226394 | Wilson et al. | May 2001 | B1 |
6259520 | Zeimantz | Jul 2001 | B1 |
6265232 | Simmons | Jul 2001 | B1 |
6292009 | Farnworth et al. | Sep 2001 | B1 |
6307171 | Beffa | Oct 2001 | B1 |
6350959 | Beffa | Feb 2002 | B1 |
6363295 | Akram | Mar 2002 | B1 |
6363329 | Beffa | Mar 2002 | B2 |
6365421 | Debenham et al. | Apr 2002 | B2 |
6365860 | Beffa | Apr 2002 | B1 |
6365861 | Beffa | Apr 2002 | B1 |
6373011 | Beffa | Apr 2002 | B1 |
6373566 | Zeimantz | Apr 2002 | B2 |
6400840 | Wilson et al. | Jun 2002 | B2 |
6424168 | Farnworth et al. | Jul 2002 | B1 |
6427092 | Jones et al. | Jul 2002 | B1 |
6437271 | Beffa | Aug 2002 | B1 |
6441897 | Zeimantz | Aug 2002 | B1 |
6504123 | Beffa | Jan 2003 | B2 |
6529793 | Beffa | Mar 2003 | B1 |
6534785 | Farnworth et al. | Mar 2003 | B1 |
6553276 | Akram et al. | Apr 2003 | B2 |
6588854 | Wilson et al. | Jul 2003 | B2 |
6594611 | Beffa | Jul 2003 | B2 |
6613590 | Simmons | Sep 2003 | B2 |
6636068 | Farnworth | Oct 2003 | B2 |
6654114 | Zeimantz | Nov 2003 | B2 |
6703573 | Beffa | Mar 2004 | B2 |
6725121 | Pasadyn et al. | Apr 2004 | B1 |
6788993 | Beffa | Sep 2004 | B2 |
6895538 | Benedix et al. | May 2005 | B2 |
6944567 | Beffa | Sep 2005 | B2 |
7107117 | Beffa | Sep 2006 | B2 |
7117063 | Beffa | Oct 2006 | B2 |
7120287 | Wilson et al. | Oct 2006 | B2 |
7120513 | Akram et al. | Oct 2006 | B1 |
7124050 | Beffa | Oct 2006 | B2 |
7155300 | Akram et al. | Dec 2006 | B2 |
7169625 | Davis et al. | Jan 2007 | B2 |
RE39518 | Toprac et al. | Mar 2007 | E |
7276672 | Beffa | Oct 2007 | B2 |
7337034 | Lensing et al. | Feb 2008 | B1 |
7368678 | Beffa | May 2008 | B2 |
7446277 | Beffa | Nov 2008 | B2 |
7502659 | Beffa | Mar 2009 | B2 |
7517708 | Deshpande et al. | Apr 2009 | B2 |
7555358 | Jones et al. | Jun 2009 | B2 |
7561938 | Akram et al. | Jul 2009 | B2 |
7682847 | Beffa | Mar 2010 | B2 |
7738988 | Jones et al. | Jun 2010 | B2 |
20050228606 | Beffa | Oct 2005 | A1 |
20070094632 | Beffa | Apr 2007 | A1 |
20090038997 | Beffa | Feb 2009 | A1 |
20100222913 | Jones et al. | Sep 2010 | A1 |
Number | Date | Country |
---|---|---|
0849675 | Jun 1998 | EP |
58050728 | Mar 1983 | JP |
58052814 | Mar 1983 | JP |
58060529 | Apr 1983 | JP |
61120433 | Jun 1986 | JP |
02164017 | Jun 1990 | JP |
02246312 | Oct 1990 | JP |
04080949 | Mar 1992 | JP |
04318911 | Nov 1992 | JP |
05013529 | Jan 1993 | JP |
05074909 | Mar 1993 | JP |
05121573 | May 1993 | JP |
05315207 | Nov 1993 | JP |
06013443 | Jan 1994 | JP |
06267809 | Sep 1994 | JP |
06349691 | Dec 1994 | JP |
07050233 | Feb 1995 | JP |
07066091 | Mar 1995 | JP |
07335510 | Dec 1995 | JP |
08162380 | Jun 1996 | JP |
10104315 | Apr 1998 | JP |
11008327 | Jan 1999 | JP |
1151333 | Apr 1985 | SU |
Entry |
---|
Fresonke, Dean, In-Fab Identification of Silicon Wafers with Clean, Laser Marked Barcodes, Advanced Semiconductor Manufacturing Conference and Workshop, 1994, IEEE/SEMI, pp. 157-160. |
International Search Report for International Application No. PCT/US1998/05921, mailed Sep. 3, 1998, 5 pages. |
Number | Date | Country | |
---|---|---|---|
20130006411 A1 | Jan 2013 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12776625 | May 2010 | US |
Child | 13615018 | US | |
Parent | 11763104 | Jun 2007 | US |
Child | 12776625 | US | |
Parent | 10205918 | Jul 2002 | US |
Child | 11763104 | US | |
Parent | 09137781 | Aug 1998 | US |
Child | 10205918 | US | |
Parent | 08822731 | Mar 1997 | US |
Child | 09137781 | US |