Patent Application
20220029059
The present disclosure relates to a micro-LED device and a method for producing the same.
To realize a practical display device which includes a large number of micro-LEDs arrayed at a narrow pitch, it is necessary to develop mass production techniques for mounting microscopic micro-LEDs at predetermined positions on a circuit board such as TFT substrate. According to the technique of mounting each of the micro-LEDs to a circuit by a pick-and-place method, mounting a large number of micro-LEDs to a circuit at a pitch of, for example, several tens of micrometers needs a very long work time.
Patent Document No. 1 discloses a display device which includes a large number of micro-LEDs transferred onto a TFT substrate and a method for producing the display device.
Patent Document No. 2 discloses a display device that includes a GaN wafer where a plurality of LEDs are formed and a backplane control section (TFT substrate) to which the GaN wafer is joined and a method for producing the display device.
Patent Document No. 1: Japanese PCT National Phase Laid-Open Patent Publication No. 2016-522585
Patent Document No. 2: Japanese PCT National Phase Laid-Open Patent Publication No. 2017-538290
The method of transferring a large number of micro-LEDs onto a TFT substrate has greater difficulty in positioning the micro-LEDs relative to the TFT substrate as the size of the micro-LEDs decreases and the number of the micro-LEDs increases. The method of joining a GaN wafer to a backplane control section needs a complicated step which includes transferring a GaN wafer to another wafer for temporal storage and then mounting it to the backplane control section.
The present disclosure provides a novel configuration and production method of a micro-LED device, which can solve the above-described problems.
A micro-LED device of the present disclosure includes, in an exemplary embodiment: a frontplane including a plurality of micro-LEDs, each of which includes a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type, and a device isolation region located between the plurality of micro-LEDs, the device isolation region including at least one metal plug electrically coupled with the second semiconductor layer; a middle layer supported by the frontplane, the middle layer including a plurality of first contact electrodes respectively electrically coupled with the first semiconductor layer of the plurality of micro-LEDs and at least one second contact electrode coupled with the metal plug; a backplane supported by the middle layer, the backplane including an electric circuit electrically coupled with the plurality of micro-LEDs via the plurality of first contact electrodes and the at least one second contact electrode, the electric circuit including a plurality of thin film transistors; and a supporting substrate secured to at least one of the backplane and the frontplane. Each of the plurality of thin film transistors includes a semiconductor layer deposited on the frontplane and/or the middle layer.
In one embodiment, the supporting substrate is a flexible substrate.
In one embodiment, the device isolation region of the frontplane includes an embedded insulator filling a gap between the plurality of micro-LEDs, the embedded insulator having at least one through hole for the metal plug.
In one embodiment, the device isolation region of the frontplane includes a plurality of insulating layers covering a side surface of the plurality of micro-LEDs, and the metal plug fills a space in the device isolation region which is surrounded by the plurality of insulating layers.
In one embodiment, the frontplane has a flat surface, and the flat surface is in contact with the middle layer.
In one embodiment, the middle layer includes an interlayer insulating layer having a flat surface, and the interlayer insulating layer has a plurality of contact holes for coupling the plurality of first contact electrodes and the at least one second contact electrode with the electric circuit.
In one embodiment, the electric circuit of the backplane includes a plurality of metal layers respectively coupled with the plurality of first contact electrodes and the at least one second contact electrode, and the plurality of metal layers include at least one of a source electrode and a drain electrode of the plurality of thin film transistors.
In one embodiment, each of the plurality of micro-LEDs is capable of radiating a visible, ultraviolet, or infrared electromagnetic wave.
In one embodiment, the frontplane includes a conductor layer electrically coupling the second semiconductor layer of the respective micro-LEDs.
In one embodiment, the supporting substrate is made of a metal or a synthetic resin.
A micro-LED device production method of the present disclosure includes, in an exemplary embodiment: providing a multilayer stack which includes a frontplane supported by a crystal growth substrate, the frontplane including a plurality of micro-LEDs, each of which includes a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type, and a device isolation region located between the plurality of micro-LEDs, the device isolation region including at least one metal plug electrically coupled with the second semiconductor layer, and a middle layer supported by the frontplane, the middle layer including a plurality of first contact electrodes respectively electrically coupled with the first semiconductor layer of the plurality of micro-LEDs and at least one second contact electrode coupled with the metal plug; forming a backplane on the multilayer stack, the backplane including an electric circuit electrically coupled with the plurality of micro-LEDs via the plurality of first contact electrodes and the at least one second contact electrode, the electric circuit including a plurality of thin film transistors; covering the backplane with a supporting substrate; and a delamination step of delaminating the multilayer stack from the crystal growth substrate. Forming the backplane includes depositing a semiconductor layer on the multilayer stack, and patterning the semiconductor layer deposited on the multilayer stack.
In one embodiment, the delamination step includes irradiating an interface between the crystal growth substrate and the frontplane with light transmitted through the crystal growth substrate.
In one embodiment, the method includes, after the delamination step, forming a conductor layer on the frontplane.
In one embodiment, providing the multilayer stack includes forming a titanium nitride layer on the crystal growth substrate.
In one embodiment, the supporting substrate is a flexible substrate.
According to an embodiment of the present invention, a micro-LED device and a production method thereof are provided which can solve the above-described problems.
In the present disclosure, “micro-LED” means a light emitting diode (LED) whose occupation region can be included within an area of 100 μm×100 μm. “Light” emitted by the micro-LED is not limited to visible light but includes a wide variety of electromagnetic waves including visible, ultraviolet, and infrared. Hereinafter, “micro-LED” is also referred to as “μLED”.
μLEDs have a first semiconductor layer of the first conductivity type and a second semiconductor layer of the second conductivity type. The first conductivity type is one of p-type and n-type. The second conductivity type is the other of p-type and n-type. For example, if the first conductivity type is p-type, the second conductivity type is n-type. If, on the contrary, the first conductivity type is n-type, the second conductivity type is p-type. Each of the first semiconductor layer and the second semiconductor layer can have a single-layer structure or a multilayer structure. Typically, an emission layer which has at least one quantum well (or double heterostructure) is provided between the first semiconductor layer and the second semiconductor layer.
In the present disclosure, “micro-LED device (μLED device)” refers to a device which includes a plurality of μLEDs. The plurality of μLEDs in the μLED device are also referred to as “μLED array”. A typical example of the μLED device is a display device, although the μLED device is not limited to a display device.
<Basic Configuration>
A basic configuration example of a μLED device of the present disclosure is described with reference to
The μLED device 1000 can include a large number of μLEDs, for example, more than 1,000,000 μLEDs.
The μLED device 1000 includes a supporting substrate 500, a frontplane 200 supported by the supporting substrate 500, a middle layer 300 supported by the frontplane 200, and a backplane 400 supported by the middle layer.
In the attached drawings, the proportion of the transverse size to the longitudinal size of respective components such as μLEDs is not necessarily equal to the actual proportion in an embodiment. In the drawings, clarity takes precedence in determining the proportion of the depicted components. The orientation of respective components in the drawings does not limit at all the orientation in actual production of the μLED device and the orientation in actual use of the μLED device. In
The μLED device 1000 of the present disclosure can be produced, as will be described later, by sequentially forming a frontplane 200, a middle layer 300, and a backplane 400 on a crystal growth substrate which is not shown in
<Supporting Substrate>
The supporting substrate 500 can be made of glass, plastic, or metal. In the example of
The supporting substrate 500 may be realized by a flexible film. Typical examples of such a film include single-layer or multilayer films of polyethylene naphthalate (PEN), polyethylene terephthalate (PET), and polyimide (PI). The other examples than the flexible film can include metal foil.
The supporting substrate 500 may include interconnections which are to be coupled with electric circuits included in the backplane 400. The thus-configured supporting substrate 500 can perform the function as a printed circuit board. A surface of the supporting substrate 500 which is oriented in the negative direction of Z axis may be provided with an unshown circuit element.
The material and thickness of the supporting substrate 500 can be arbitrarily selected according to its use. When the μLED device 1000 is used as, for example, a flexible display, the supporting substrate 500 is realized by a flexible film. In that case, it is necessary to curve or bend the frontplane 200, the middle layer 300, and the backplane 400 according to the deformation of the supporting substrate 500. Specifically, in the frontplane 200, for respective ones of the μLEDs or for respective units each including a plurality of μLEDs, the semiconductor can be divided such that it can be inclined at some angle. In the example shown in
Since in the present disclosure the frontplane 200, the middle layer 300, and the backplane 400 are sequentially formed on the crystal growth substrate, these components are described in detail in the following paragraphs sequentially from the crystal growth substrate.
Firstly, refer to
<Crystal Growth Substrate>
The crystal growth substrate 100 is a substrate on which semiconductor crystals, which are constituents of the μLEDs, are to epitaxially grow. A surface 100T of the crystal growth substrate 100 on which crystal growth occurs is referred to as “upper surface” or “crystal growth surface”. Another surface 100B of the crystal growth substrate 100 which is opposite to the surface 100T is referred to as “lower surface”. In this specification, the terms “upper surface” and “lower surface” do not depend on the actual orientation of the substrate 100 when they are used.
A typical example of semiconductor crystals which can be used in embodiments of the present disclosure is a gallium nitride based compound semiconductor. Hereinafter, the gallium nitride based compound semiconductor is also referred to as “GaN”. Some of gallium (Ga) atoms in GaN may be substituted with aluminum (Al) atoms or indium (In) atoms. GaN in which some of Ga atoms are substituted with Al atoms is also referred to as “AlGaN”. GaN in which some of Ga atoms are substituted with In atoms is also referred to as “InGaN”. GaN in which some of Ga atoms are substituted with Al atoms and In atoms is also referred to as “AlInGaN” or “InAlGaN”. The bandgap of GaN is smaller than the bandgap of AlGaN but greater than the bandgap of InGaN. In the present disclosure, gallium nitride based compound semiconductors in which some of constituent atoms are substituted with other atoms are also generically referred to as “GaN”. “GaN” can be doped with an n-type impurity and/or a p-type impurity as impurity ion. GaN whose conductivity type is n-type is referred to as “n-GaN”. GaN whose conductivity type is p-type is referred to as “p-GaN”. Details of the method of growing semiconductor crystals will be described later. In the embodiments of the present disclosure, semiconductor crystals which are constituents of the μLED are not limited to GaN-based semiconductors but may be made of a nitride semiconductor such as AlN, InN, or AlInN, or any other type of semiconductor.
Examples of the crystal growth substrate 100 include sapphire substrates, GaN substrates, SiC substrates, and Si substrates. In an embodiment of the present disclosure, the crystal growth substrate 100 is not a constituent of a final μLED device 1000. The thickness of the crystal growth substrate 100 can be, for example, not less than 30 μm and not more than 1000 μm, preferably not more than 500 μm. Since the role of the crystal growth substrate 100 is the base for crystal growth, the rigidity of the final μLED device 1000 is reinforced by the supporting substrate 500.
A typical example of the crystal growth substrate 100 is a sapphire substrate. If the crystal growth substrate 100 is made of sapphire, it is easy to delaminate the frontplane 200 from the crystal growth substrate 100 using a laser lift-off technique. Note that, however, other delamination techniques may be used. In that case, the material of the crystal growth substrate 100 is not limited to sapphire.
The upper surface (crystal growth surface) 100T of the crystal growth substrate 100 may have a structure for relieving the crystal lattice mismatch, such as grooves or ridges. Also, a buffer layer for reducing the crystal lattice mismatch may be provided at the upper surface 100T of the crystal growth substrate 100.
In the present disclosure, the positive direction of Z axis shown in
<Frontplane>
The frontplane 200 includes a plurality of μLEDs 220 and a device isolation region 240 located between the plurality of μLEDs 220. The plurality of μLEDs 220 can be arrayed, in the middle of the production process, in rows and columns in a two-dimensional plane (XY plane) which is parallel to the upper surface 100T of the crystal growth substrate 100. Each of the plurality of μLEDs 220 includes a first semiconductor layer 21 of the first conductivity type and a second semiconductor layer 22 of the second conductivity type as shown in
In an embodiment of the present disclosure, each of the μLEDs 220 includes an emission layer 23 which can emit light independently of the other μLEDs 220. The emission layer 23 is present between the first semiconductor layer 21 and the second semiconductor layer 22. The device isolation region 240 includes at least one metal plug 24 electrically coupled with the second semiconductor layer 22. The metal plug 24 functions as a substrate-side electrode of the μLEDs 220.
A typical example of the first semiconductor layer of the first conductivity type is a p-GaN layer. A typical example of the second semiconductor layer 22 of the second conductivity type is an n-GaN layer. Each of the p-GaN layer and the n-GaN layer does not need to have a homogeneous composition along a direction perpendicular to the upper surface 100T of the substrate 100 (semiconductor layering direction: positive direction of Z axis) but can have a multilayer structure. As previously described, Ga of GaN can be at least partially substituted with Al and/or In. Such substitution can be carried out for adjusting the bandgap and/or the refractive index of GaN. The concentration of the n-type impurity and the p-type impurity, i.e., the doping level, also does not need to be constant along the semiconductor layering direction (positive direction of Z axis).
A typical example of the emission layer 23 include at least one InGaN well layer. When the emission layer 23 includes a plurality of InGaN well layers, a GaN barrier layer or an AlGaN barrier layer, which has a greater bandgap than the InGaN well layer, can be provided between the respective InGaN well layers. The InGaN well layer and the AlGaN barrier layer may be an InAlGaN well layer and an InAlGaN barrier layer, respectively. The bandgap of the InGaN well layer defines the emission wavelength. Specifically, λ×Eg=1240 holds where λ [nm] is the emission wavelength in vacuum and Eg [electron volt: eV] is the bandgap. Therefore, for example, blue light at λ=450 nm can be radiated by adjusting the bandgap Eg of the InGaN well layer to about 2.76 eV. The bandgap of the InGaN well layer can be adjusted according to the In molar fraction in the InGaN well layer. When an InAlGaN well layer is used, the bandgap can be adjusted likewise according to the In molar fraction and the Al molar fraction. The In molar fraction in the InGaN well layer grown on the crystal growth substrate 100 has a generally equal value across the entire surface of the crystal growth substrate 100. Thus, a plurality of μLEDs 220 provided on the same crystal growth substrate 100 can radiate light at generally equal wavelengths.
Each of the plurality of semiconductor layers which are constituents of each μLED 220 is a monocrystalline layer epitaxially grown on the crystal growth substrate 100 (epitaxial layer). The device isolation region 240 is defined by a trench-like recessed portion (hereinafter, referred to as “trench”) which is formed by partially etching the plurality of semiconductor layers epitaxially grown on the crystal growth substrate 100. The occupation region of each of the μLEDs 220 isolated by the trench has a size which can be included within an area of 100 μm×100 μm (e.g., area of 10 μm×10 μm). The occupation region of the μLED 220 is defined by the contour of the first semiconductor layer 21 demarcated by the device isolation region 240.
As shown in
As shown in
In this example, the device isolation region 240 includes an embedded insulator 25 which fills the gap between the plurality of μLEDs 220. The embedded insulator 25 has one or a plurality of through holes for the metal plugs 24. The through holes are filled with the metal material which forms the metal plugs 24. The metal plugs 24 may have a structure formed by stacking layers of different metals.
In the example shown in
The metal plug 24 does not transmit light. Therefore, when the metal plug 24 has a shape which surrounds each of the μLEDs 220 (for example, when the metal plug 24 has the shape of
In an embodiment of the present disclosure, the upper surface of the frontplane 200 is preferably planarized as shown in
<Middle Layer>
The middle layer 300 includes a plurality of first contact electrodes 31 and second contact electrodes 32 (see
The second contact electrodes 32 shown in
Since the upper surface of the frontplane 200 is planarized as previously described, the distances from the crystal growth substrate 100 to the first contact electrodes 31 and the second contact electrodes 32, in other words, the “heights” or “levels” of the contact electrodes 31, 32, are mutually equal. This feature facilitates formation of the backplane 400 (described later) with the use of a semiconductor manufacture technique. In the present disclosure, the “semiconductor manufacture technique” includes the process of depositing a thin film of a semiconductor, insulator, or conductor and the process of patterning the thin film by lithography and etching. In this specification, a “planarized surface” means a surface at which the level difference caused by raised or recessed portions at the surface is not more than 300 nm. In a preferred embodiment, this level difference is not more than 100 nm.
Refer again to
In an embodiment of the present disclosure, it is preferred to planarize the upper surface of the interlayer insulating layer 38 prior to formation of the backplane 400. In planarizing the insulating layer prior to, or in the middle of, formation of the backplane 400, chemical mechanical polishing (CMP) can be preferably used instead of etch back.
<Backplane>
The backplane 400 includes an electric circuit which is not shown in
In the example of
The electric circuit of the backplane 400 can include the selection TFT element Tr1, the driving TFT element Tr2, the data line DL, the selection line SL, and other elements, although the configuration of the electric circuit is not limited to such an example.
The μLED device 1000 of the present embodiment can solely function as a display device, although a display device of a larger display area may be realized by tiling with a plurality of μLED devices 1000.
<Production Method>
Next, a basic example of the method of producing the μLED device 1000 is described.
Firstly, as shown in
As shown in
After a semiconductor multilayer structure 280 which includes the above-described semiconductor layers is formed on the crystal growth substrate 100, a mask M1 is formed on the first semiconductor layer 21 as shown in
Then, after the device isolation region 240 is formed, first contact electrodes 31 and second contact electrodes 32 are formed as shown in
After an interlayer insulating layer 38 (thickness: for example, 500 nm to 1500 nm) of the middle layer 300 is formed as shown in
As shown in
As previously described, when the upper surface of the frontplane 200 and the upper surface of the middle layer 300 are planarized, it is easy to produce the backplane 400 which includes the TFTs by a semiconductor manufacture technique. In general, when TFTs are formed by a semiconductor manufacture technique, it is necessary to perform patterning of deposited semiconductor layers, insulating layers, and metal layers. The patterning is realized by a lithography process which involves exposure to light. If there is a large step in the underlayer of the deposited semiconductor layers, insulating layers, and metal layers, light will not be correctly focused in the exposure so that micropatterning with high precision cannot be realized. In an embodiment of the present disclosure, the entirety of the frontplane 200 including the device isolation region 240 is planarized and, accordingly, the middle layer 300 is also planarized, so that it is easy to form the backplane 400 by a semiconductor manufacture technique.
After the above-described components are formed on the crystal growth substrate 100, the crystal growth substrate 100 is removed by, for example, a lift-off method. After the crystal growth substrate 100 is removed, light radiated from the μLED 220 can be easily extracted out of the device. If the crystal growth substrate 100 remains in the final μLED device 1000, for the purpose of extracting light from the crystal growth substrate 100 side, it is difficult to adjust the refractive index of the crystal growth substrate 100, and there is a probability that the reflectance of light cannot be sufficiently reduced at the interface between the μLED 220 and the crystal growth substrate 100 or the interface between the crystal growth substrate 100 and the air. After the crystal growth substrate 100 is removed, an antireflection film or the like can be formed on the surface of the frontplane 200, whereby the light extraction efficiency can be improved.
Light radiated from the μLED 220 may be extracted from the supporting substrate 100 side to the outside. In that case, the refractive index of the supporting substrate 100 and/or the layer configuration can be modulated from the viewpoint of improving the light extraction efficiency.
In the above-described example, the shape of the μLEDs 220 is generally rectangular parallelepipedic, although the shape of the μLEDs 220 may be the shape of a cylindrical pillar as shown in
Hereinafter, a basic embodiment of a μLED device of the present disclosure is described in more detail.
Refer to
Next, an example of the configuration and production method of the μLED device 1000A of the present embodiment is described with reference to
First, refer to
Firstly, trimethyl gallium (TMG) or triethyl gallium (TEG), hydrogen (H2) as the carrier gas, nitrogen (N2), ammonia (NH3), and silane (SiH4) are supplied into the reactor of the MOCVD apparatus. The crystal growth substrate 100 is heated to about 1100° C., and an n-GaN layer 22n (thickness: for example, 2 μm) is grown. Silane is a material gas for supplying Si as the n-type dopant. The doping concentration of the n-type impurity can be, for example, 5×1017 cm−3.
Then, supply of SiH4 is stopped, the crystal growth substrate 100 is cooled to a temperature lower than 800° C., and an emission layer 23 is formed. Specifically, firstly, a GaN barrier layer is grown. Further, supply of trimethyl indium (TMI) is started, and an InyGa1-yN (0<y<1) well layer is grown. The GaN barrier layer and the InyGa1-yN (0<y<1) well layer are alternately grown over two or more periods, whereby an emission layer 23 (thickness: for example, 100 nm), including a GaN/InGaN multi-quantum well which functions as the light-emitting part, can be formed. As the number of InyGa1-yN (0<y<1) well layers is larger, the carrier density inside the well layers can be prevented from being excessively large in driving with a large electric current. A single emission layer 23 may include a single InyGa1-yN (0<y<1) well layer interposed between two GaN barrier layers. An InyGa1-yN (0<y<1) well layer may be directly formed on the n-GaN layer 22n, and a GaN barrier layer may be formed on the InyGa1-yN (0<y<1) well layer. The InyGa1-yN (0<y<1) well layer may include Al. For example, the InyGa1-yN (0<y<1) well layer may be made of AlxInyGazN (0≤x<1, 0<y<1, 0<z<1).
After the emission layer 23 is formed, supply of TMI is once stopped. Thereafter, nitrogen is added to the carrier gas (hydrogen), supply of ammonia is resumed, the growth temperature is increased to a temperature in the range of 850° C. to 1000° C., and trimethyl aluminum (TMA) and biscyclopentadienyl magnesium (Cp2Mg) as the material for Mg as the p-type dopant are supplied, whereby a p-AlGaN overflow suppression layer may be grown. Then, supply of TMA is stopped, and a p-GaN layer 21p (thickness: for example, 0.5 μm) is grown. The doping concentration of the p-type impurity can be, for example, 5×1017 cm−3.
Then, as shown in
As shown in
As shown in
As shown in
The metal plugs 24 can be made of metal, for example, titanium (Ti) and/or aluminum (Al), such that an n-type ohmic contact with the n-GaN layer 22n can be established. The metal plugs 24 preferably include a metal layer which contains Ti in a portion in contact with the n-GaN layer 22n (e.g., TiN layer). The presence of the TiN layer contributes to realization of a low-resistance ohmic contact. The TiN layer can be formed by forming a Ti layer so as to be in contact with the n-GaN layer 22n and thereafter performing a heat treatment at, for example, about 600° C. for 30 seconds.
The first and second contact electrodes 31, 32 can be formed by deposition and patterning of a metal layer. Between the first contact electrodes 31 and the p-GaN layer 21p of the μLEDs 220, a metal-semiconductor interface is formed. To realize a p-type ohmic contact, the material of the first contact electrodes 31 can be selected from metals such as, for example, platinum (Pt) and/or palladium (Pd). After a layer of Pt or Pd (thickness: about 50 nm) is formed, a heat treatment can be performed at a temperature of, for example, not less than 350° C. and not more than 400° C. for about 30 seconds. So long as a layer of Pt or Pd is present in a portion which is in direct contact with the p-GaN layer 21p, a layer of a different metal, for example, a Ti layer (thickness: about 50 nm) and/or an Au layer (thickness: about 200 nm), may be formed on that layer.
In the upper part of the p-GaN layer 21p, a region doped with the p-type impurity at a relatively-high concentration may be formed. The second contact electrodes 32 are electrically coupled with the metal plugs 24 rather than the semiconductor. Therefore, the material of the second contact electrodes 32 can be selected from a wide range. The first contact electrodes 31 and the second contact electrodes 32 may be formed by patterning a single continuous metal layer. This patterning also includes lift off. If the first contact electrodes 31 and the second contact electrodes 32 have equal thicknesses, connection with the electric circuit in the backplane 400, such as TFT 40 which will be described later, will be easy.
After the first and second contact electrodes 31, are formed, these electrodes are covered with an interlayer insulating layer 38 (thickness: for example, 1000 nm to 1500 nm). In a preferred example, the upper surface of the interlayer insulating layer 38 can be planarized by CMP or the like. The thickness of the interlayer insulating layer 38 that has the planarized upper surface means “average thickness”.
As shown in
Hereinafter, a configuration example and formation method of TFTs included in the electric circuit of the backplane 400 are described with reference to
In the example shown in
The semiconductor thin film 43 can be made of polycrystalline silicon, amorphous silicon, oxide semiconductor, and/or gallium nitride based semiconductor. The polycrystalline silicon can be formed by depositing amorphous silicon on the interlayer insulating layer 38 of the middle layer 300 by, for example, a thin film deposition technique and thereafter crystallizing the amorphous silicon with a laser beam. The thus-formed polycrystalline silicon is referred to as LTPS (Low-Temperature Poly Silicon). The polycrystalline silicon is patterned into a desired shape by lithography and etching.
In
In the present embodiment, the backplane 400 can have the same configuration as a known backplane (e.g., TFT substrate). Note that, however, the backplane 400 of the present disclosure is characterized in that it is formed on the μLEDs 220 in the underlying layer by a semiconductor manufacture technique. Therefore, for example, the drain electrode 41 and the source electrode 42 of the TFT 40 can be formed by patterning a metal layer which is deposited so as to cover the frontplane 200. Such patterning enables high-precision aligning which is based on lithography techniques. Particularly in the present embodiment, the frontplane 200 and/or the middle layer 300 are planarized and, therefore, it is possible to increase the resolution of the lithography. As a result, it is possible to produce a device which includes a large number of μLEDs 220 aligned at a microscopic pitch of for example not more than 20 μm, in an extreme example not more than 5 μm, at a high yield and at a low cost.
The configuration of the TFT 40 shown in
In the present embodiment, the electric circuit of the backplane 400 includes a plurality of metal layers which are respectively coupled with the first contact electrode 31 and the second contact electrode 32 (metal layers which function as the drain electrode 41 and the source electrode 42). In the present embodiment, the plurality of first contact electrodes 31 respectively cover the p-GaN layers 21p of the plurality of μLEDs 220 and function as a light-blocking layer or a light-reflecting layer. Each of the first contact electrodes 31 does not need to cover the upper surface of the μLED 220, i.e., the entirety of the upper surface of the p-GaN layer 21p. The shape, size and position of the first contact electrodes 31 are determined such that sufficiently-low contact resistance is realized while the first contact electrodes 31 sufficiently suppress arrival of light radiated from the emission layer 23 at the channel region of the TFT 40. Prevention of arrival of light radiated from the emission layer 23 at the channel region of the TFT 40 can also be realized by arranging the other metal layers at appropriate positions.
According to an embodiment of the present disclosure, the middle layer 300 that has a planarized upper surface is formed on the frontplane 200 that has a flat upper surface which is realized by filling the device isolation region 240 with the metal plugs 24 and the embedded insulator 25. These structures (underlying structures) function as a base on which circuit components such as TFTs are to be formed. In depositing semiconductors for TFT or in performing a heat treatment after the deposition, the above-described underlying structures are treated at, for example, 350° C. or higher. Thus, the embedded insulator 25 in the device isolation region 240 and the interlayer insulating layer 38 included in the middle layer 300 are preferably made of a material which will not be degraded even by a heat treatment at 350° C. or higher. For example, polyimide and SOG (Spin-on Glass) can be suitably used.
Next, the laser lift-off process is described. Firstly, as shown in
In an embodiment of the present disclosure, the interface between the crystal growth substrate 100 and the frontplane 200 is irradiated with the laser light 700 in the shape of a line extending in a direction vertical to the drawing sheet of
The position of irradiation with the laser light 700 moves relative to the crystal growth substrate 100 for scanning with the laser light 700. In the laser lift-off apparatus, the crystal growth substrate 100 may be movable while the light source from which the laser light 700 is to be emitted and an optical unit are stationary, and vice versa.
As shown in
The configuration of TFTs included in the electric circuit in the backplane 400 is not limited to the above-described examples.
In the example of
In the example of
The configuration of the TFT 40 is not limited to the above-described examples. In an embodiment of the present disclosure, in the initial phase of the process of forming the TFT 40, a plurality of metal layers are formed so as to be in contact with the first and second contact electrodes 31, 32 of the frontplane 200 via the contact holes 39 of the interlayer insulating layer 38 in the middle layer 300. These metal layers can be the drain electrode 41 or the source electrode 42 of the TFT 40 but are not limited to such examples.
In the present embodiment, the drain electrode 41 and the source electrode 42 are formed by depositing a metal layer on the interlayer insulating layer 38 in the planarized middle layer 300 and thereafter patterning the metal layer by photolithography and etching. Therefore, misalignment which can cause decrease in yield will not occur between the frontplane 200 (the middle layer 300) and the backplane 400.
<TiN Buffer Layer>
The TiN layer 50 is electrically conductive. In an embodiment of the present disclosure, a large number of μLEDs 220 are arrayed over a wide area, and at least one metal plug couples the n-GaN layer 22n of the μLEDs 220 with the electric circuit of the backplane 400. Thus, if an electrical resistance component (sheet resistance) relative to the electric current flowing from the n-GaN layer 22n to the metal plug 24 is excessively high, an increase in power consumption will be caused. The TiN layer 50 functions as a buffer layer which relaxes the lattice mismatch in crystal growth and contributes to reduction in density of crystallographic defects, and also contributes to reduction in the above-described electrical resistance component in the operation of the device. The thickness of the TiN layer 50 is preferably not less than 10 nm, more preferably not less than 12 nm, from the viewpoint of reducing the electrical resistance component such that it can function as the substrate-side electrode. Meanwhile, from the viewpoint of transmitting light radiated from the μLEDs 220, the thickness of the TiN layer 50 is preferably, for example, not more than 20 nm.
In the example shown in
<Other Configuration Examples of Metal Plug>
Hereinafter, other configuration examples of the metal plug in the device isolation region are described.
An example of the configuration and formation method of a μLED device is described with reference to
First, as shown in
In an embodiment of the present disclosure, TFTs and other constituents included in the backplane 400 are formed in a layer lying above the frontplane 200 and the middle layer 300 by a semiconductor manufacture technique, and therefore, the frontplane 200 and the middle layer 300 need to be made of materials which are resistant to the process temperature for formation of these constituents. For example, the embedded insulator 25, the interlayer insulating layer 38 and the insulating layer 46 can be made of an organic material, but the organic material needs to be resistant to the highest temperature in the process of forming the backplane 400. Specifically, if the step of forming TFTs includes a heat treatment at a temperature higher than 300° C., for example, the embedded insulator 25, the interlayer insulating layer 38 and/or the insulating layer 46 can be made of a heat-resistant resin material which is unlikely to degrade even in a heat treatment at 300° C. (e.g., polyimide).
Each of the embedded insulator 25, the interlayer insulating layer 38 and the insulating layer 46 does not need to have a single-layer structure but may have a multilayer structure. The multilayer structure can include, for example, a stack of an organic material and an inorganic material.
Then, as shown in
In the present embodiment, as shown in
Then, as shown in
After the mask M2 is removed, short annealing is performed at, for example, 600° C. for 30 seconds. If planarization is performed, it does not matter whether the short annealing is performed before or after the planarization. As shown in
In the example shown in
Next, an example of the configuration and formation method of a μLED device is described with reference to
First, as shown in
As shown in
As shown in
Next, an example of the configuration and formation method of a μLED device is described with reference to
By the same method as that described above, a through hole 26 is formed as shown in
Then, as shown in
In a variation of this example, the annealing for changing part of the Ti layer 24A into the TiN layer 24D may be omitted. This is because, at the bottom of the through hole 26, a low-resistance ohmic contact is realized between the Ti layer 24A and the TiN layer 50.
In the example shown in
In the above-described examples, the upper surface of the metal plug 24 is present on generally the same plane as the upper surface of each of the μLEDs 220 and, therefore, it is possible to form circuit components such as TFTs 40 and fine interconnections on the upper surface with high precision by a semiconductor manufacture technique.
In the above-described examples, the metal plug 24 that fills the through hole 26 is used, although there can be various forms of the metal plug 24 as previously described. When the metal plug 24 has a shape such as shown in
Hereinafter, a variation example of the device isolation region in an embodiment of the present disclosure is described with reference to
In the example shown in the drawings, the metal plug 250 includes an Al deposit 24C in a portion other than the metal surface layer 24E. The Al deposit 24C may be made of any other electrically-conductive material or may be made of the same material as the metal material that forms the metal surface layer 24E.
The metal surface layer 24E can be made of a material which can realize an ohmic contact with the n-GaN layer 22n. In general, it is difficult to form a low-resistance ohmic contact between the p-GaN layer 21p and metal. In the present disclosure, the etching for formation of the trench damages the surface of the p-GaN layer 21p. Thus, the interface between the surface of the p-GaN layer 21p (the side surface of the μLEDs 220) and the metal surface layer 24E is resistive or insulative and can create a state where an electric current hardly flows. Particularly when a metal which has a smaller work function Om than the work function Φn of the n-GaN layer 22n (for example, Ti) is used as the material of the metal surface layer 24E, an ohmic contact is realized between the n-GaN layer 22n and the metal surface layer 24E, while a high-resistance layer can be formed between the p-GaN layer 21p and the metal surface layer 24E.
According to this variation example, the step of forming the embedded insulator 25 in the device isolation region 240 and the step of forming a through hole in the embedded insulator 25 can be omitted. Further, since each of the μLEDs 220 is surrounded by the metal, light radiated from the emission layer 23 of each of the μLEDs 220 is unlikely to be mixed with light radiated from the emission layer 23 of the other μLEDs 220.
Since the device isolation region 240 is filled with a material of high electrical conductivity such as metal, the device isolation region 240 conducts heat generated in the μLEDs 220 during operation to the outside so that the heat dissipation can improve.
The configuration of the metal plug 250 is not limited to the above-described examples. For example, the metal plug 250 may have a multilayer structure such as shown in
In the step of etching of the trench that defines the device isolation region 240, when etching of the p-GaN layer 21p and the emission layer 23 is carried out, it is preferred that the plasma discharge conditions and the type of the etching gas are adjusted so as to decrease the electrical conductivity of the etched surface of GaN. To decrease the electrical conductivity of the etched surface of GaN, at the point in time when the etching of the p-GaN layer 21p and the emission layer 23 is just finished, a reformation treatment by means of plasma processing, ion implantation, or any other method may be performed on a surface exposed by the etching such that the resistivity or insulation of the surface can be improved.
Next, another variation example of the device isolation region in an embodiment of the present disclosure is described with reference to
As shown in
Such a configuration can be produced by, for example, a method which will be described in the following paragraphs.
This method includes, as shown in
This method further includes, as shown in
In the above-described example, the etching for formation of the trench is stopped halfway in the second semiconductor layer 22 (n-GaN layer 22n) and, as a result, at least part of the second semiconductor layer 22 (n-GaN layer 22n) extends in the form of a continuous layer so as to electrically couple the plurality of μLEDs 220. However, an embodiment of the present disclosure is not limited to such an example. In the example of
When light radiated from the μLED 220 is extracted to the outside from the surface at which the conductor layer 55 is provided, the conductor layer 55 can have an opening for transmission of the light or can be made of a “light-transmitting” material. The conductor layer 55 may be formed by a so-called “transparent electrically-conductive layer” or may be formed by a metal layer whose thickness is not less than 5 nm and not more than 10 nm (so that the metal layer can transmit light).
When as illustrated in
After a temporary carrier member, instead of the supporting substrate 500, is secured to the backplane 400 and the lift-off process is completed, the supporting substrate 500 may be fixed to the frontplane 200 side. In that case, the conductor layer 55 may be provided on the surface of the supporting substrate 500 before the supporting substrate 500 is fixed to the frontplane 200. The conductor layer 55 may have a pattern of interconnections.
Hereinafter, a color display embodiment realized by the μLED device of the present disclosure is described.
<Color Display I>
Hereinafter, a configuration example of a μLED device 1000B of an embodiment of the present disclosure which is capable of full-color displaying is described with reference to
The μLED device 1000B of the present embodiment includes a frontplane 200, a middle layer 300, a backplane 400, and a supporting substrate 500. These components can include various constituents described in the foregoing sections.
The μLED device 1000B shown in
In the present embodiment, the composition and bandgap of the emission layer 23 are adjusted such that light radiated from the emission layer 23 of the μLEDs 220 has a wavelength of blue (435-485 nm).
An example of the phosphor layer 600 can be a sheet which contains a large number of nanoparticles called “quantum dots” (quantum dot phosphor). The quantum dot phosphor can be made of a semiconductor such as, for example, CdTe, InP, GaN, or the like. The wavelength of light emitted from the quantum dot phosphor changes depending on the size of the quantum dot phosphor. A quantum dot dispersed sheet which is configured to receive excitation light and emit red light and green light can be used as the phosphor layer 600. When blue light is used as light for exciting the thus-configured phosphor layer 600, white light resulting from mixture of blue light transmitted through the phosphor layer 600 and red or green light produced by conversion by the quantum dots of the phosphor layer 600 can be emitted from the phosphor layer 600.
The particle diameter of the quantum dot phosphor is, for example, not less than 2 nm and not more than 30 nm. As compared with usual phosphor powder particles whose particle diameter is greater than 10 μm, the particle diameter of the quantum dot phosphor is fairly small. When the μLEDs 220 are arrayed at a narrow pitch of, for example, about 5-10 μm, efficient wavelength conversion is difficult with phosphor powder particles whose particle diameter is greater than 10 μm. It is known that, if usual phosphor powder particles are crushed down so as to have a particle diameter smaller than 1 μm, the phosphor performance significantly deteriorates.
The phosphor layer 600 may include a scatterer which has such a size that the scatterer is capable of mainly Rayleigh scattering blue light (excitation light). Rayleigh scattering is caused by a particle which is smaller than the wavelength of the excitation light. As a scatterer for selectively scattering blue light, titanium oxide (TiO2) ultrafine particles whose diameter is not less than 10 nm and not more than 50 nm (typically not more than 30 nm) can be suitably used. Particularly, TiO2 ultrafine particles of rutile crystal are physically and chemically stable and hence preferred. Such TiO2 ultrafine particles have a low effect of scattering light of colors (green and red) whose wavelength is longer than the wavelength of blue.
To uniformly disperse TiO2 ultrafine particles across the phosphor layer 600, it is preferred to perform a surface treatment with the use of an organic substance, such as alkanolamine, polyol, siloxane, and carboxylic acid (e.g., stearic acid or lauric acid). Alternatively, a surface treatment with the use of an inorganic substance, such as Al(OH)3 or SiO2, may be performed.
As the blue scatterer, zinc oxide fine particles (particle diameter: for example, not less than 20 nm and not more than 100 nm) may be used instead of, or together with, titanium oxide fine particles. When such a blue scatterer is uniformly dispersed, color unevenness which depends on the direction is unlikely to occur, and displaying with excellent view angle characteristics is realized.
In the color filter array 620, the red filter 62R, the green filter 62G, and the blue filter 62B are located at positions which respectively face the μLEDs 220. The red filter 62R, the green filter 62G, and the blue filter 62B respectively receive white light from the phosphor layer 600 excited by light radiated from corresponding ones of the μLEDs 220 and transmit the red component, the green component and the blue component contained in the white light.
From the viewpoint that light radiated from each of the μLEDs 220 is caused to efficiently arrive at any corresponding one of the red filter 62R, the green filter 62G, and the blue filter 62B, it is desirable that the metal plugs 24, 250 have such a shape that surrounds each of the PLED devices 1000B.
In the color filter array 620, it is preferred that between the red filter 62R, the green filter 62G, and the blue filter 62B there is a portion which is made of a light-blocking or light-absorbing material and which functions as the black matrix.
The phosphor layer 600 may be a phosphor sheet stacked on the color filter array 620.
The phosphor layer 600 does not need to be a sheet in which a quantum dot phosphor is dispersed. The phosphor layer 600 may be formed by applying a resin, in which a quantum dot phosphor (phosphor powder) is dispersed, onto the delaminated surface side of the frontplane 200 and curing the resin. In this case, the phosphor powder is located on the delaminated surface side of the frontplane 200.
The other elements than the phosphor layer 600 and the color filter array 620, such as an optical sheet, a protector sheet, a touch sensor, or the like, may be attached to the frontplane 200. The same applies to embodiments which will be described in the following sections.
<Color Display II>
Hereinafter, a configuration example of a μLED device 1000C of an embodiment of the present disclosure which is capable of full-color displaying is described with reference to
The μLED device 1000C of the present embodiment includes a frontplane 200, a middle layer 300, a backplane 400, and a supporting substrate 500. These components can include various constituents described in the foregoing sections.
The μLED device 1000C shown in the drawings includes a bank layer 640 (thickness: 0.5-3.0 μm) which is supported by the frontplane 200 and which defines a plurality of pixel openings 645 where light radiated from a plurality of μLEDs respectively arrives. The μLED device 1000C further includes a red phosphor 64R, a green phosphor 64G, and a blue scatterer 64B which are provided in respective ones of the plurality of pixel openings 645 of the bank layer 640. The red phosphor 64R converts blue light radiated from the μLED 220 to red light. The green phosphor 64G converts blue light radiated from the μLED 220 to green light. The blue scatterer 64B scatters blue light radiated from the μLED 220. The blue scatterer 64B can be designed so as to have a radiation angle dependence which is similar to the radiation angle dependence exhibited by the intensity of light emitted from the red phosphor 64R or the green phosphor 64G (e.g., Lambertian distribution).
In the present embodiment, the composition and bandgap of the emission layer 23 are adjusted such that light radiated from the emission layer 23 of the μLEDs 220 has a wavelength of blue (435-485 nm).
In the example shown in
The bank layer 640 has, for example, a lattice shape and can be made of a light-blocking material in which carbon black or black dye is dispersed. The bank layer 640 can be made of a photosensitive material, a resin material such as acrylic resin, polyimide or the like, a paste material including low melting point glass, or a sol-gel material (e.g., SOG). When the bank layer 640 is made of a photosensitive material, the pixel openings 645 may be formed at predetermined positions by applying the photosensitive material to the frontplane 200 and thereafter performing patterning by exposure and development in the lithography process. The position and size of the pixel openings 645 are determined so as to be in harmony with the arrangement of the μLEDs 220. The size of the pixel openings 645 can be, for example, not more than 10 μm×10 μm. The particle diameter of the red phosphor 64R, the green phosphor 64G, and the blue scatterer 64B is desirably not more than 1 μm. The red phosphor 64R and the green phosphor 64G can each be suitably made of a quantum dot phosphor. The blue scatterer 64B can be made of transparent powder particles whose particle diameter is not less than 10 nm and not more than 60 nm.
The blue scatterer 64B can be prepared by dispersing particles whose particle diameter is about 10% of the wavelength of blue light radiated from the μLEDs 220 (e.g., about 450 nm) in a matrix material whose refractive index is sufficiently lower than the refractive index (n) of the particles. The thus-formed blue scatterer 64B can cause Rayleigh scattering of blue light. The powder particles which are constituents of the blue scatterer 64B can be made of an inorganic oxide such as, for example, titanium oxide (n=2.5 to 2.7), chromium oxide (n=2.5), zirconium oxide (n=2.2), zinc oxide (n=1.95), and alumina (n=1.76). The refractive index of the matrix material is desirably lower than the refractive index of the powder particles by 0.25 or more, for example 0.5 or more.
The delaminated surface of the frontplane 200 may have an irregular surface which acts on light radiated from the μLEDs 220. The presence of such an irregular surface modulates the radiation intensity dependence of light radiated from the red phosphor 64R, the green phosphor 64G, and the blue scatterer 64B or the reflectance at the delaminated surface of the frontplane 200.
<Color Display III>
Hereinafter, a configuration example of a μLED device 1000D of an embodiment of the present disclosure which is capable of full-color displaying is described with reference to
The μLED device 1000D of the present embodiment includes a frontplane 200, a middle layer 300, a backplane 400, and a supporting substrate 500. These components can include various constituents described in the foregoing sections.
The μLED device 1000D shown in
In the present embodiment, the composition and bandgap of the emission layer 23 are adjusted such that light radiated from the emission layer 23 of the μLEDs 220 has a wavelength of ultraviolet (e.g., 365-400 nm) or a wavelength of bluish violet (400 nm to 420 nm; typically 405 nm). Specifically, in InyGa1-yN that forms the emission layer 23, the molar fraction of In, y, is set within the range of 0≤y≤0.15, for example. When y=0, emission of light at a wavelength of 365 nm is achieved. When y=0.1, emission of light at a wavelength of bluish violet is achieved. Note that when the semiconductor layer that forms the emission layer 23 is made of AlGaN or InAlGaN, light can be radiated at a wavelength shorter than 365 nm.
An example of the phosphor layer 600X can be a sheet which contains a large number of nanoparticles called “quantum dots” (quantum dot phosphor). The quantum dot phosphor can be made of a semiconductor such as, for example, CdTe, InP, GaN, or the like. The wavelength of light emitted from the quantum dot phosphor changes depending on the size of the quantum dot phosphor. A quantum dot dispersed sheet which is configured to receive excitation light and emit red light, green light, and blue light can be used as the phosphor layer 600X. When ultraviolet or bluish violet light is used as light for exciting the thus-configured phosphor layer 600X, white light resulting from mixture of red, green, or blue light produced by conversion from excitation light by the quantum dots of the phosphor layer 600X can be emitted from the phosphor layer 600X.
The phosphor of the quantum dots is dispersed in a matrix which is made of an organic resin, an inorganic material such as low melting point glass, or a hybrid material prepared from an organic material and an inorganic material. The amount (weight proportion) of the phosphor to be dispersed decreases in the order of blue, green, and red.
In one example, the quantum dot phosphor has a core-shell structure. The core can be made of, for example, CdS, InP, InGaP, InN, CdSe, GaInN, or ZnCdSe. Particularly for generating emission of light at a wavelength of 360 nm to 460 nm, a phosphor whose core is made of CdS can be suitably used. When the core is made of CdS, emission of blue at a wavelength of 440 nm to 460 nm can be generated by adjusting the particle diameter of the core in a range of 4.0 nm to 7.3 nm. When the core is made of any other material (InP, InGaP, InN, and CdSe), for example, the particle diameter of 1.4 nm to 3.3 nm enables generation of blue light (center wavelength 475 nm), the particle diameter of 1.7 nm to 4.2 nm enables generation of green light (center wavelength 530 nm), and the particle diameter of 2.0 nm to 6.1 nm enables generation of red light (center wavelength 630 nm). The type of the material of the quantum dot can be appropriately determined based on the quantum efficiency, the particle diameter, and etc. A quantum dot phosphor whose core is made of In0.5Ga0.5P has a relatively large particle diameter and is therefore, advantageously, easy in production. To achieve a higher quantum efficiency, it is desirable that the core of the quantum dot used is made of, for example, InP that does not contain Ga.
The differences of the μLED device 1000D of the present embodiment from the previously-described μLED device 1000B reside in the wavelength of light radiated from the μLEDs 220 (excitation light) and the configuration of the phosphors. In the other points, the μLED device 1000D may have the same configuration as the μLED device 1000B.
Instead of using light as radiated from the μLEDs 220 as one of the primary colors, in the present embodiment, light radiated from the μLEDs 220 is used for exciting respective ones of red, green, and blue phosphors. Therefore, even if the emission wavelength of the μLEDs 220 varies or shifts, color unevenness is unlikely to occur. The emission wavelength of the μLEDs 220 can vary depending on the composition of the emission layer 23, the magnitude of the driving current, the temperature, and etc. However, in the present embodiment, quantum dot phosphors are used for respective ones of the primary colors, and therefore, even if the wavelength of the excitation light varies due to the above-described causes, it hardly affects the wavelength of light outgoing from the phosphors. Thus, according to the present embodiment, color unevenness is unlikely to occur, and more excellent display characteristics are realized.
<Color Display IV>
Hereinafter, a configuration example of a μLED device 1000E of an embodiment of the present disclosure which is capable of full-color displaying is described with reference to
The μLED device 1000E of the present embodiment includes a frontplane 200, a middle layer 300, a backplane 400, and a supporting substrate 500. These components can include various constituents described in the foregoing sections. In the present embodiment, likewise as in the example of
The μLED device 1000E shown in the drawing includes a bank layer 640 (thickness: 0.5-3.0 μm) which is supported by the frontplane 200 and which defines a plurality of pixel openings 645 where excitation light radiated from a plurality of μLEDs respectively arrives. The μLED device 1000E further includes a red quantum dot phosphor 65R, a green quantum dot phosphor 65G, and a blue quantum dot phosphor 65B which are provided in respective ones of the plurality of pixel openings 645 of the bank layer 640. The red phosphor 65R converts excitation light radiated from the μLED 220 to red light. The green phosphor 65G converts excitation light radiated from the μLED 220 to green light. The blue phosphor 65B converts excitation light radiated from the μLED 220 to blue light.
The quantum dot phosphors 65R, 65G, 65B of respective colors can be made of the materials previously described in conjunction with the phosphor layer 600X of the color display IV. In the present embodiment, the quantum dot phosphors 65R, 65G, 65B of different colors are located in spatially-separated regions, although in the phosphor layer 600X quantum dot phosphors for converting excitation light to red, green, and blue light are mixedly provided.
The differences of the μLED device 1000E of the present embodiment from the previously-described μLED device 1000D reside in the wavelength of light radiated from the μLEDs 220 (excitation light) and the configuration of the phosphors. In the other points, the μLED device 1000E may have the same configuration as the μLED device 1000D.
Instead of using light as radiated from the μLEDs 220 as one of the primary colors, in the present embodiment, light radiated from the μLEDs 220 is used for exciting respective ones of red, green, and blue phosphors. Therefore, as previously described, even if the emission wavelength of the μLEDs 220 varies or shifts, color unevenness is unlikely to occur, and more excellent display characteristics are realized.
<Reflector>
Hereinafter, an embodiment of a micro-LED device is described which includes a reflector capable of reflecting light radiated from each of the μLEDs 220 such that the reflected light travels toward one or both of the supporting substrate 500 and the backplane 400.
The difference of the μLED device 1000F from the μLED device 1000 shown in
As shown in
The metal plug 24, which functions as the reflector 260, surrounds each of the μLEDs 220 as shown in
The cross section of the metal plug 24 shown in
In the μLED device 1000F shown in
Next, refer to
The side surface 220S of each of the μLEDs 220 does not need to be flat.
The refractive index of the embedded insulator 25 may be higher than that of the μLED 220.
The light reflected by the above-described reflector 260 in the negative direction of Z axis is transmitted through an unshown supporting substrate 500 together with light radiated from the μLED 220 directly in the negative direction of Z axis, and goes out of the μLED device. Such light can be employed in various uses. Employing the configuration for color displaying, which has previously been described with reference to
An embodiment of the present invention provides a novel micro-LED device. When the micro-LED device is used as a display, the micro-LED device is broadly applicable to smartphones, tablet computers, and on-board displays, and, small-, medium-, and large-sized television sets. The uses of the micro-LED device are not limited to displays.
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/JP2018/045729 | 12/12/2018 | WO | 00 |
