Claims
- 1. A semiconductor integrated circuit comprising:electrically erasable and programmable non-volatile memory elements that store information; a register capable of storing the information therein; and an internal circuit coupled to the register, wherein the information is transferred from the electrically erasable and programmable non-volatile memory elements to the register in response to an initialization operation of the semiconductor integrated circuit, so that characteristics of the internal circuit can be controlled by the information stored in the register.
- 2. A semiconductor integrated circuit according to claim 1, wherein the initialization operation includes a reset operation of the semiconductor integrated circuit.
- 3. A semiconductor integrated circuit comprising:a memory array including: first electrically erasable and programmable memory cells, and second electrically erasable and programmable memory cells which store information; a register capable of storing the information therein; and a peripheral circuit which is coupled to the memory array and which controls a read operation, an erase operation or a programming operation for the memory array, wherein the peripheral circuit is further coupled to the register, wherein the information stored in the second electrically erasable and programmable non-volatile memory elements is read out to the register in response to an initialization operation of the semiconductor integrated circuit, so that characteristics of the peripheral circuit can be controlled based upon the information stored in the register.
- 4. A semiconductor integrated circuit according to claim 3,wherein the peripheral circuit includes an internal voltage generator for providing internal voltages including an erase voltage or a programming voltage, and wherein voltage levels of the internal voltage from the internal voltage generator are controlled by the information.
- 5. A semiconductor integrated circuit according to claim 4, wherein the initialization operation includes a reset operation of the semiconductor integrated circuit.
- 6. A semiconductor integrated circuit, comprising:electrically erasable and programmable non-volatile memory elements that store information; a register capable of storing the information therein; and an internal circuit coupled to the register, wherein the information is transferred from the electrically erasable and programmable non-volatile memory elements to the register in response to an initialization operation of the semiconductor integrated circuit, so that characteristics of the internal circuit can be controlled by the information stored in the register, wherein said information comprises trimming data.
- 7. A semiconductor integrated circuit comprising:first memory cells; second memory cells which are electrically erasable and programmable non-volatile memory cells and which store information therein; a register capable of storing the information therein; and a peripheral circuit which is coupled to the first memory cells and which controls a read operation or a write operation for the first memory cells, wherein the peripheral circuit is further coupled to the register, wherein the information in the second memory cells is read out to the register in response to an initialization operation of the semiconductor integrated circuit, so that characteristics of the peripheral circuit can be controlled based upon the information in the register.
- 8. A semiconductor integrated circuit according to claim 7, wherein the initialization operation includes a reset operation of the semiconductor integrated circuit.
- 9. A semiconductor integrated circuit according to claim 3, wherein said information comprises trimming data.
- 10. A semiconductor integrated circuit according to claim 7, wherein said information comprises trimming data.
Priority Claims (1)
Number |
Date |
Country |
Kind |
9-18413 |
Jan 1997 |
JP |
|
Parent Case Info
This is a continuation of application Ser. No. 09/874,116, filed Jun. 6, 2001 now U.S. Pat. No. 6,407,959; which is a continuation of Ser. No. 09/694,487, filed Oct. 24, 2000, now U.S. Pat. No. 6,327,212 which is a continuation of Ser. No. 09/397,851, filed Sep. 17, 1999 (now U.S. Pat. No. 6,154,412); which is a continuation of Ser. No. 09/016,300, filed Jan. 30, 1998 (now U.S. Pat. No. 5,991,221), the entire disclosures of which are hereby incorporated by reference.
US Referenced Citations (11)
Number |
Name |
Date |
Kind |
4229667 |
Heimbigner et al. |
Oct 1980 |
A |
4962484 |
Takeshima |
Oct 1990 |
A |
5444664 |
Kuroda et al. |
Aug 1995 |
A |
5461584 |
Ikuta et al. |
Oct 1995 |
A |
5537073 |
Airomoto |
Jul 1996 |
A |
5561627 |
Matsubara et al. |
Oct 1996 |
A |
5644539 |
Yamagami et al. |
Jul 1997 |
A |
5694611 |
Matsubara |
Dec 1997 |
A |
5991221 |
Ishikawa et al. |
Nov 1999 |
A |
6154412 |
Ishikawa et al. |
Nov 2000 |
A |
6407959 |
Ishikawa et al. |
Jun 2002 |
B2 |
Foreign Referenced Citations (2)
Number |
Date |
Country |
2-307259 |
Dec 1990 |
JP |
8-18408 |
Jan 1996 |
JP |
Continuations (4)
|
Number |
Date |
Country |
Parent |
09/874116 |
Jun 2001 |
US |
Child |
10/160074 |
|
US |
Parent |
09/694487 |
Oct 2000 |
US |
Child |
09/874116 |
|
US |
Parent |
09/397851 |
Sep 1999 |
US |
Child |
09/694487 |
|
US |
Parent |
09/016300 |
Jan 1998 |
US |
Child |
09/397851 |
|
US |