Claims
- 1. A microstructure array comprising:a substrate having an electrically-conductive portion; an insulating mask layer formed on the electrically-conductive portion, a plurality of openings being formed in the insulating mask layer to expose the electrically-conductive portion; a first plated or electrodeposited layer formed in the openings and on the insulating mask layer by electroplating or electrodeposition; and a second plated layer containing phosphorous formed on the first plated or electrodeposited layer and on the electrically-conductive portion by electroless plating.
- 2. A microstructure array comprising:a substrate having an electrically-conductive portion; an insulating mask layer formed on the electrically-conductive portion, a plurality of openings being formed in the insulating mask layer to expose the electrically-conductive portion; a first plated or electrodeposited layer formed in the openings and on the insulating mask layer by electroplating or electrodeposition; a second plated containing phosphorous layer formed on the first plated or electrodeposited layer and on the electrically-conductive portion by electroless plating; and a third plated layer formed on the second plated layer by electroless plating, wherein the third plated layer contains phosphorous.
- 3. A microstructure array comprising:a substrate having an electrically-conductive portion; an insulating mask layer formed on the electrically-conductive portion, a plurality of openings being formed in the insulating mask layer to expose the electrically-conductive portion; a first plated or electrodeposited layer formed in the openings and on the insulating mask layer by electroplating or electrodeposition; and a second plated containing phosphorous layer formed on the first plated or electrodeposited layer and on the electrically-conductive portion by electroless plating, wherein the first plated or electrodeposited layer is formed such that a ratio of a diameter or width of the first plated or electrodeposited layer relative to a diameter or width of a semispherical or semicylindrical microstructures of said second plated layer, is approximately less than 0.5.
- 4. A microstructure array comprising:a substrate having an electrically-conductive portion; an insulating mask layer formed on the electrically-conductive portion, a plurality of openings being formed in the insulating mask layer to expose the electrically-conductive portion; a first plated or electrodeposited layer formed in the openings and on the insulating mask layer by electroplating or electrodeposition, wherein the first plated or electrodeposited layer is formed such that a diameter or width of the first plated or electrodeposited layer is approximately less than 10 μm; and a second plated layer formed on the first plated or electrodeposited layer and on the electrically-conductive portion by electroless plating.
- 5. A microstructure array comprising an array of semispherical or half-cylinder microstructures, wherein a bottom diameter or width of the microstructure in a central portion thereof is smaller than a diameter of the microstructure in a peripheral portion thereof, and wherein the microstructure contains phosphorous.
- 6. A microstructure array comprising an array of semispherical or half-cylinder microstructures, wherein a bottom diameter or width of the microstructure in a central portion thereof is smaller than a diameter of the microstructure in a peripheral portion thereof, and wherein a bottom diameter of the microstructure is approximately in a range from 1 μm to 200 μm.
- 7. A microstructure array comprising an array of semispherical or half-cylinder microstructures, wherein a bottom diameter or width of the microstructure in a central portion thereof is smaller than a diameter of the microstructure in a peripheral portion thereof, and wherein a distribution of bottom diameters or widths of semispherical or half-cylinder microstructures between the central portion and the peripheral portion, is 10 to 28%.
Priority Claims (1)
Number |
Date |
Country |
Kind |
11-094434 |
Apr 1999 |
JP |
|
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a division of copending application Ser. No. 09/534,070, filed Mar. 24, 2000.
US Referenced Citations (11)
Number |
Name |
Date |
Kind |
4832799 |
Knudsen et al. |
May 1989 |
A |
4931148 |
Kukankis et al. |
Jun 1990 |
A |
5071359 |
Arnio et al. |
Dec 1991 |
A |
5466926 |
Sasano et al. |
Nov 1995 |
A |
5536455 |
Aoyama et al. |
Jul 1996 |
A |
5911863 |
Vetter et al. |
Jun 1999 |
A |
6284072 |
Ryan et al. |
Sep 2001 |
B1 |
6436265 |
Shimada et al. |
Aug 2002 |
B1 |
6503384 |
Teshima et al. |
Jan 2003 |
B1 |
6506623 |
Teshima et al. |
Jan 2003 |
B2 |
6548144 |
Teshima et al. |
Apr 2003 |
B1 |
Foreign Referenced Citations (5)
Number |
Date |
Country |
64-10169 |
Feb 1989 |
JP |
1-261601 |
Oct 1989 |
JP |
5-303009 |
Nov 1993 |
JP |
6-027302 |
Feb 1994 |
JP |
8-258051 |
Oct 1996 |
JP |
Non-Patent Literature Citations (2)
Entry |
Masahiro Oikawa et al., “A Distributed-Index Planar Micro-Lens Made of Plastics,” 20 Jpn. J. App. Phys. L51-L54 (Jan. 1981). |
D. Daly et al., “The Manufacture of Microlenses by Melting Photoresist”, in Mirolens Arrays, 23-34 (M.C. Hutley ed., May 1991). |