Agrawal, Vishwani D., “Synchronous Path Analysis in MOS Circuit Simulator,”19th Design Automation Conference, 1982, IEEE, Paper 35.4, pp. 629-635.* |
Jouppi, Norman P., “Timing Analysis for nMOS vLSI,” 20th Design Automation Conference, 1983, IEEE, Paper 27.3, pp. 411-418.* |
Kao, William H. et al., “Algorithms for Automatic Transistor Sizing in CMOS Digital Circuits,” 22nd Design Automation Conference, 1985, IEEE, Paper 46.2, pp. 781-784.* |
Lin, Tzu-Miu et al., “Signal Delay in General RC Networks with Application to Timing Simulation of Digital Integrated Circuits,” Conference on Advanced Research in VLSI, M.I.T., pp. 93-99, Jan. 24, 1984.* |
Matson, Mark D., “Optimization of Digital MOS VLSI Circuits,” 1985, Chapel Hill Conference on Very Large Scale Integration, Edited by Henry Fuchs, pp. 109-126.* |
Obermeier, Fred W. et al., “An Electrical Optimizer that Considers Physical Layout,” 25th ACM/IEEE Design Automation Conference, 1988, IEEE, Paper 29.3, pp. 453-459.* |
Ousterhout, John K., “Switch-Level Delay Models for Digital MOS VLSI,” 21st Design Automation Conference, 1984, IEEE, Paper 32.3, pp. 542-548.* |
AIDA Timing Verifier Technical Spec., pp. 1-4. no date.* |
Aron, J.D., “The Program Development Process: Part II—The Programming Team,” Adison-Wesley Publishing Company, pp. 605-607, 1983.* |
Berkelaar, et al., “Computing the Entire Active Area/Power Consumption versus Delay Trade-off Curve for Gate Sizing with a Piecewise Linear Simulator,” Proc. of Internat'l Conference on Computer Aided Design, pp. 474-480, Nov. 1994.* |
Black, James R. “Electromigration Failure Modes in Aluminum Metallization for Semiconductor Devices,” Proc. of the IEEE, 57(9), pp. 1587-1594, 1969.* |
Burch, et al., “Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits,” 25th ACM/IEEE Design Automation Conf., 1988, IEEE, Paper 21.3, pp. 294-299.* |
Chan, et al., “Managing IC Power Needs,” High Performance Systems, pp. 69-70, 73-74, 1990.* |
Chawla, et al., “MOTIS, An MOS Timing Simulator,” IEEE Trans. on Circuits and Systems, CAS-22, No. 12, 901-910, 1975.* |
Chowdhury, et al., “Minimal Area Sizing of Power and Ground Nets for VLSI Circuits,” Advanced Research in VLSI—Proc. of the Fourth MIT Conference, pp. 141-169, 1986.* |
de Geus, Aart J., “Logic Synthesis Speeds ASIC Design,” IEEE Spectrum, pp. 27-31, Aug. 1989.* |
Deng, An-Chang, “Power Analysis for CMOS/BiCMOS Circuits,” Internat'l Workshop on Low Power Design, pp. 3-8, 1994.* |
Fan, et al., “MOTIS-C: A New Circuit Simulator for MOS LSI Circuits,” Proc. of ISCAS, pp. 700-703, 1977.* |
Fishburn, et al., “TILOS: A Posynomial Programming Approach to Transistor Sizing,” Proc. Internat'l Conference on Computer-Aided Design, pp. 326-328, 1985.* |
Glasser, et al., The Design and Analysis of VLSI Circuits, Addison-Wesley Publishing Company, pp. 97-101, Dec. 1985.* |
Halliday, Caroline, “dV/dt Automates Creating Timing Diagrams,” Design Management, 15(5), May 1991. no page #.* |
Hedlund, Kye S., “Electrical Optimization of PLAs,” 22nd Design Automation Conf., 1985, IEEE, pp. 681-687.* |
Jagau, Ulrich, “SIMCURRENT—An Efficient Program for the Estimation of the Current Flow of Complex CMOS Circuits,” IEEE ICCAD Digest of Technical Papers, pp. 396-399, Nov. 1990.* |
Newton, A. Richard, “Techniques for the Simulation of Large-Scale Integrated Circuits,” IEEE Trans. on Circuits and Systems, CAS-26 No. 9, pp. 741-749, Sep. 1979.* |
Odryna, et al., “The ADEPT Timing Simulation Algorithm,” VLSI Systems Design, pp. 24-26, 28-29, 32, 34, 1986.* |
Pathmill User Manual 3.1, EPIC Design Technology Inc., Jul. 1994. no page #.* |
Rubinstein, et al., “Signal Delay in RC Tree Networks,” IEEE Transactions on Computer-Aided Design, vol. CAD-2, No. 3, pp. 202-211, Jul. 1983.* |
Ruehli, et al., “Analytical Power/Timing Optimization Technique for Digital System,” Proc. of Design Automation Conference, pp. 142-146, Jun. 1977.* |
Saleh, et al., “Iterated Timing Analysis in SPLICE 1,” ICCAD Digest of Technical Papers, pp. 139-140, Sep. 1983.* |
Song, et al., “Power Distribution Techniques for VLSI Circuits,” IEEE Journal of Solid-State Circuits, SC-21, No. 1, pp. 150-156, Feb. 1986.* |
Sapatnekar, et al., “An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization,”IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 11, pp. 1621-1634, Nov. 1993.* |
Tamiya, et al., “LP Based Cell Selection with Constraints of Timing, Area, and Power Consumption,” Proc. of IEEE/ACM Internat'l Conf. on Computer-Aided Design, pp. 378-381, Nov. 1994.* |
Terman, Christopher Jay, “Simulation Tools for Digital LSI Design,” Ph.D. Thesis, M.I.T., Laboratory for Computer Science, Sep. 1983. no page #.* |
Terman, Circuit Description and Simulation—NET, CNET, RSIM, PRESIM, and NL User's Manual, M.I.T., 1986 no page.* |
Yamada, et al., “Synergistic Power/Area Optimization with Transistor Sizing and Wire Length Minimization,” Proc. of IEEE Symposium on Lower Power Electronics, pp. 50-51, Oct. 1994. |