Miswiring circuit coupled to an electrical fault interrupter

Information

  • Patent Grant
  • 7924537
  • Patent Number
    7,924,537
  • Date Filed
    Wednesday, July 9, 2008
    16 years ago
  • Date Issued
    Tuesday, April 12, 2011
    13 years ago
Abstract
The disclosure relates to an electrical fault interrupter comprising at least one electrical fault sensor which is configured to detect an electrical fault condition, at least one miswiring circuit configured to detect the improper connection to the electrical fault sensor, and at least one circuit interrupter which is configured to open at least one circuit in the presence of an electrical fault or a miswiring condition. In at least one embodiment, one end of the miswiring circuit is coupled to a ground line.
Description
BACKGROUND OF THE INVENTION
Field of the Invention

The invention relates to an electrical fault interrupter, which includes a miswiring circuit which can be used to detect the presence of a miswiring condition.


To adequately determine whether an electrical fault exists in a power distribution network into which an electrical fault interrupter has been connected, one or more sensors in the electrical fault interrupter would typically be coupled to one or more of the power conducting lines in the fault interrupter, such as phase lines, the hot line, and the neutral line. In some cases this would require the electrical fault sensor be coupled to multiple power conducting lines simultaneously or would require multiple electrical fault sensors be employed in the electrical fault interrupter. Such electrical fault sensors can be bulky as well as expensive. However, these sensors may be required to protect against electrical faults regardless of how the device is wired to a power distribution network, such as when the device is wired properly with the phase line of the power distribution network being wired to the phase line of the electrical fault interrupter, or in a miswired condition where the phase line of the power distribution network is wired instead to another line in the device such as to the neutral or ground line.


SUMMARY

One way to reduce or eliminate the requirement for an additional or more complex electrical fault sensor in an electrical fault interrupter is to include a miswiring detector which would result in either the tripping of the electrical fault interrupter or opening of the power conducting lines in the presence of a miswiring condition. Therefore at least one embodiment of the present invention relates to an electrical fault interrupter comprising at least one electrical fault sensor configured to detect one or more electrical fault conditions, at least one miswiring circuit, and at least one circuit interrupter configured to open at least one power conducting line in the presence of an electrical fault condition or a miswiring condition. In at least one embodiment, one end of the miswiring circuit is coupled to a ground line. More particularly one embodiment relates to a miswiring circuit configured to generate a miswire signal when an improper connection between a power distribution network and a line side of the fault interrupter is detected


When applying a miswiring circuit to at least one electrical fault interrupter design, one benefit of the miswiring circuit is that it can be used to reduce the number of sensors required to determine the presence of an electrical fault. In at least one other electrical fault interrupter design, the miswiring circuit can be used to reduce the complexity of one or more sensors required to determine the presence of an electrical fault. In all cases, the presence of a miswiring circuit in the design would result in the tripping of the electrical fault interrupter during a miswiring condition so that at least one power conducting line is open circuited.


In the above described embodiments, the inclusion of the miswiring circuit in the electrical fault interrupter allows one or more electrical fault sensors to be reduced in number or complexity, thereby providing a device manufacturing cost reduction.


Alternatively, a miswiring circuit can be included in a device without a fault sensor. In this case, the device would be configured to activate a circuit interrupter when there is a miswire condition.





BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and features of the present invention will become apparent from the following detailed description considered in connection with the accompanying drawings. It is to be understood, however, that the drawings are designed as illustrations only and not as a definition of the limits of the invention.


In the drawings, wherein similar reference characters denote similar elements throughout the several views:



FIG. 1 is a block diagram of a system having a miswiring circuit coupled between a logic circuit and a ground line;



FIG. 2 is a block diagram of a system having a miswiring circuit coupled between a relay control circuit and a ground line;



FIG. 3 is a block diagram of a system having a miswiring circuit coupled between an electrical fault sensor and a ground line;



FIG. 4 is a block diagram of a system having a miswiring circuit coupled between a relay mechanism and a ground line;



FIG. 5 is a block diagram of a system having a miswiring circuit coupled between a microcontroller and a ground line;



FIG. 6A is a schematic diagram of one embodiment of a miswiring circuit;



FIG. 6B is a schematic diagram of another embodiment of a miswiring circuit;



FIG. 6C is a schematic diagram of another embodiment of a miswiring circuit; and



FIG. 6D is a schematic diagram of another embodiment of a miswiring circuit;



FIG. 6E is a schematic diagram of another embodiment of a miswiring circuit;



FIG. 6F is a schematic diagram of another embodiment of a miswiring circuit;



FIG. 6G is a schematic diagram of another embodiment of a miswiring circuit;



FIG. 6H is a schematic diagram of another embodiment of a miswiring circuit; and



FIG. 6J is a schematic diagram of another embodiment of a miswiring circuit.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring in detail to the drawings, FIG. 1 is a block diagram of an electrical fault interrupter device 10. This device includes an electrical fault sensor 20 that can be any type of electrical fault sensor but is shown by way of example by electrical fault sensor 20. It is understood by one of ordinary skill in the art that electrical fault sensor 20 could be designed to detect ground faults, arc faults, leakage currents, residual currents, immersion, shield leakage, overcurrent, undercurrent, overvoltage, undervoltage, line frequency, noise, spike, surge, and/or any other electrical fault conditions. Thus, electrical fault sensor 20 is any type of sensor configured to detect one or more of these electrical fault conditions. Examples of sensors include arc fault sensors, ground fault sensors, appliance leakage sensors, leakage current sensors, residual current sensors, shield leakage sensors, overcurrent sensors, undercurrent sensors, overvoltage sensors, undervoltage sensors, line frequency sensors, noise sensors, spike sensors, surge sensors, and immersion detection sensors. Electrical fault sensor 20 is comprised of a transducer block referred to as fault transducer 21, and a circuitry block referred to as fault circuit 22. It is understood by one of ordinary skill in the art that a sensor block is generally comprised of a transducer block and a circuitry block, and that the type of electrical fault or faults being sensed helps guide the designer to the complexity or simplicity of the transducer block and circuitry block. Indeed one of ordinary skill in the art knows that certain electrical faults can be sensed with just an electrical connection and no transducer at all, and that certain electrical faults require little circuitry in the sensor. Further, it is understood by one of ordinary skill in the art that a sensor can produce a signal which directly indicates the detection of the electrical fault or faults the sensor is designed to detect, or instead can produce a signal which requires further electronic and/or computational analysis in order to determine whether the electrical fault or faults have occurred. An example of a fault signal is a signal produced by a fault sensor which has characteristics which would ultimately activate the relay control circuit. These characteristics can include a sufficient voltage to activate a logic circuit such as logic circuit 30 or a relay control circuit such as relay control circuit 40. In embodiments where electrical fault detection requires further electronic and/or computational analysis, one of ordinary skill in the art will recognize that the fault signal described herein as being produced by electrical fault sensor 20 is the signal indicating that a fault condition has been detected, and thus is the output of the further electronic and/or computational analysis when such analysis is required.


Electrical fault interrupter 10 also includes at least one miswiring circuit 80, and at least one circuit interrupter, which can be in the form of any known circuit interrupter but is shown by way of example by relay mechanism 50. Examples of relay mechanisms which could be used in electrical fault interrupter 10 include mousetrap relays, electrically held relays, reset lockout relays, off-the-shelf held relays, bistable relays, circuit breakers, contactors, and fuses, and one of ordinary skill in the art will understand how to adapt any of these relay mechanisms to be used in electrical fault interrupter 10.


Miswiring circuit 80 is configured to generate a miswire signal when an improper connection from power distribution network 100 to electrical fault sensor 20 is detected. A miswire signal is any signal generated by the miswiring circuit that would indicate that the device has been miswired. An example of a miswire signal is a signal produced by miswiring circuit having a sufficient set of characteristics to activate components such as logic circuit 30, relay control circuit 40, relay mechanism 50, or microcontroller 60. These characteristics can include a sufficient voltage or frequency to activate these components. While this embodiment discloses the miswiring circuit incorporated into a device having a fault sensor, a fault sensor is not required for this miswiring circuit to operate. Therefore, at least one embodiment includes the miswiring circuit without the fault sensor. In this case, the miswiring circuit would operate separate from the fault sensor and activate a circuit interrupter alone when a device is miswired.


Relay mechanism 50 is configured to open at least one power conducting line in the presence of an electrical fault condition or a miswiring condition. While electrical fault interrupters including the electrical fault interrupter of the present invention can be employed in single phase or multi-phase power distribution systems, this embodiment of the present invention is disclosed in a single phase system that includes power distribution network 100 hot line 112 which is intended to be connected to electrical fault interrupter hot line 12, power distribution network 100 neutral line 114 which is intended to be connected to electrical fault interrupter neutral line 14, and power distribution network 100 ground line 116 which is intended to be connected to electrical fault interrupter ground line 16. Relay mechanism 50 is configured to electrically disconnect at least one power conducting line when an electrical fault or miswire condition is detected. This embodiment of the present invention is disclosed with relay mechanism 50 disconnecting hot line 212 and neutral line 214 via relay mechanism 50 conducting arms 52 and 54 respectively.


In this embodiment, power distribution network 100 provides three lines: hot 112, neutral 114, and ground 116. Power distribution network 100 is in the form of a power producing network such as power that is supplied from a power supply plant. While the power received from power distribution network 100 can be in the form of any acceptable power, in at least one embodiment this power is be in the form of 120 volts, at 60 Hertz. The three power lines 112, 114, and 116 are normally wired to electrical fault interrupter 10 hot 12, neutral 14, and ground 16 respectively. Lines 12, 14 and 16 are referred to as hot, neutral, and ground based upon their intended wiring connections. However, if power distribution network 100 hot 112 is wired to electrical fault interrupter 10 ground 16, then ground 16 is indeed hot, though it continues to be referred to as ground 16.


Electrical fault interrupter 10 also includes power supply 90, which is coupled between hot 12 and neutral 14, and which derives one or more AC and/or DC voltages for use by electrical fault interrupter 10 circuitry. For example, fault circuit 22 may include a GFCI detection chip like the National Semiconductor LM1851 which requires approximately 26 volts DC to operate properly, and in such case power supply 90 would provide 26 volts DC to fault circuit 22. Similarly logic circuit 30 may include digital logic chips like the 74HC00, in which case power supply 90 would provide 5 volts DC to logic circuit 30. It is understood by one of ordinary skill in the art that power supply 90 can be implemented together or in separate areas of the circuitry of electrical fault interrupter 10, can derive its power from any suitable lines coming from power distribution network 100, can derive clean or rippling or noisy power levels that still allow proper operation of electrical fault interrupter 10, and can exploit power-deriving features which are part of any of the other blocks in electrical fault interrupter 10. For example, the National Semiconductor LM1851 chip effectively has a 26 volt Zener diode built into its power pin, which can be exploited to create the 26 volts DC the chip requires.


While a logic circuit and relay control circuit are not required for the embodiments shown, the embodiment disclosed in FIG. 1 opens one or more power conducting lines as follows: Logic circuit 30 includes diode 31 and resistor 32 which together perform a “wired OR” function with the fault signal from electrical fault sensor 20 and miswire signal from miswiring circuit 80. The fault signal is active, for example +5 volts DC relative to neutral 14, when electrical fault sensor 20 detects an electrical fault. Miswiring circuit 80 includes circuitry 80b (See FIG. 6B) which includes diode 86 and resistor 82, which together produce a miswire signal which will be high relative to neutral 14 if and only if ground 16 becomes higher in voltage than neutral 14. Many power distribution networks, including the type exemplified as power distribution network 100, tie neutral 114 and ground 116 together electrically at the service panel. Thus, if electrical fault interrupter 10 is properly wired, neutral 14 and ground 16 will be at the same voltage. But if electrical fault interrupter 10 is improperly wired such that hot 12 is wired to neutral 114, and neutral 14 is wired to hot 112, then ground 16 will not be at the same voltage as neutral 14. This situation is called a hot-neutral miswire, and results in a miswire signal which is high relative to neutral 14 for half of each power cycle. Logic circuit 30 thus will raise the voltage at the gate of SCR 46 which is filtered by resistor 44 and capacitor 45, thus activating SCR 46 when either the fault signal or miswire signal is active. Once SCR 46 is activated, current will flow through solenoid 56 and diode 47 to cause mechanical linkage 59 to disconnect power conducting lines 212 and 214.


While FIG. 1 discloses logic circuit 30 as discrete components, it is understood by one of ordinary skill in the art that logic circuit 30 can be implemented using digital or mixed mode chips such as those in the 74HC00 logic family, or can be implemented using any microcontroller chip and associated support circuitry, with the ground pins of the digital or mixed mode chips or microcontroller chip tied to an appropriate circuit reference level, for example tied to neutral 14 in FIG. 1. Thus the digital or mixed mode chips or microcontroller chip perform the “wired OR” function disclosed in FIG. 1 as being performed by diode 31 and resistor 32, activating gate 46g of SCR 46 when either the fault signal or miswire signal is active, thus disconnecting power conducting lines 212 and 214.



FIG. 2 is a block diagram of another embodiment of an electrical fault interrupter having a miswiring circuit. Electrical fault sensor 20, miswiring circuit 80, power supply 90, relay control circuit 40, and relay mechanism 50, all operate in essentially the same manner as in the FIG. 1 embodiment. The difference between the embodiments is that the FIG. 2 embodiment lacks an explicit logic circuit 30, and has its miswiring circuit 80 coupled between relay control circuit 40 and ground line 16. Understanding that SCRs inherently have sensitive gates, one of ordinary skill in the art will understand that the “wired OR” function described in the FIG. 1 embodiment of the present invention can be performed at SCR 46 gate 46g, by directly connecting the fault signal from electrical fault sensor 20 with the miswire signal from miswiring circuit 80, at gate 46g.



FIG. 3 is a block diagram of another embodiment of an electrical fault interrupter having a miswiring circuit. Power supply 90, relay control circuit 40, and relay mechanism 50, all operate in essentially the same manner as in the FIG. 1 embodiment. Electrical fault sensor 20 is disclosed in FIG. 3 in a generic form of an overcurrent sensor, and otherwise operates in essentially the same manner as in the FIG. 1 embodiment, generating a fault signal, for example +5 volts DC relative to neutral 14, when electrical fault sensor 20 detects an overcurrent condition. In this embodiment, fault transducer 21 includes a transformer configured to sense current flow in hot 12, and fault circuit 22 includes opamp 23 with gain resistors 25 and 26 and output rectifier diode 24, configured to amplify the current signal from fault transducer 21 and to generate a fault signal when that current signal is above a predetermined threshold.


Miswiring circuit 80 includes circuitry 80j which includes diode 87 and resistor 82, which together produce a miswire signal which will be low relative to neutral 14 if and only if ground 16 becomes lower in voltage than neutral 14. In a similar manner to the description for the embodiment of FIG. 1, this miswire signal will be generated during a hot-neutral miswire, and results in a miswire signal which is low relative to neutral 14 for half of each power cycle.


In this embodiment, miswiring circuit 80 is coupled between electrical fault sensor 20 and ground 16, and more particularly between opamp inverting input 23b and ground 16. Opamp 23 has an inverting input 23b and a noninverting input 23a. The miswire signal from miswiring circuit 80 mixes a negative current into opamp 23 inverting input 23b, causing opamp 23 to drive its output high, thereby activating SCR 46 in a manner similar to the one described for the embodiment of FIG. 1, and ultimately resulting in the disconnection of power conducting lines 212 and 214 in response to the fault signal or miswire signal.


While FIG. 3 discloses fault circuit 22 as discrete components, it is understood by one of ordinary skill in the art that fault circuit 22 can be implemented using digital or mixed mode chips such as those in the 74HC00 logic family and/or LM linear family, or can be implemented using any microcontroller chip and associated support circuitry, with the ground pins of the digital or mixed mode or linear chips or microcontroller chip tied to an appropriate circuit reference level, for example tied to neutral 14 in FIG. 3. Thus, the digital or mixed mode or linear chips or microcontroller chip perform the “wired OR” function described in the FIG. 1 embodiment of the present invention.



FIG. 4 is a block diagram of another embodiment of an electrical fault interrupter having a miswiring circuit. The two main differences between the embodiment of FIG. 1 and that of FIG. 4 is that the FIG. 4 embodiment has its circuitry referenced to hot 12 instead of neutral 14, and that in the FIG. 4 embodiment miswiring circuit 80 is coupled between relay mechanism 50 and ground 16. Electrical fault sensor 20 can be any type of electrical fault sensor as described for the FIG. 1 embodiment, and has its fault transducer 21 and fault circuit 22 referenced to hot 12. It is understood by one of ordinary skill in the art that referencing sensors in this manner can reduce noise and improve sensor measurement accuracy. Electrical fault sensor 20 generates a fault signal when it detects an electrical fault condition.


Power supply 90 is coupled between hot 12 and neutral 14, and derives one or more AC and/or DC voltages for use by electrical fault interrupter 10 circuitry. As described for the embodiment in FIG. 1, power supply 90 may be implemented together or in separate areas of the circuitry, may derive its power from any suitable lines coming from power distribution network 100, may derive clean or rippling or noisy power levels, and may exploit power-deriving features which are part of any of the other blocks in electrical fault interrupter 10.


Relay control circuit 40 operates as in the FIG. 1 embodiment except that it is referenced to hot 12 instead of neutral 14. Thus, when electrical fault sensor 20 produces a fault signal of for example +5 volts above hot 12, the SCR in relay control circuit 40 activates, which energizes solenoid 55 of relay mechanism 50 resulting in the disconnection of power conducting lines 212 and 214.


Miswiring circuit 80 in this embodiment includes circuitry 80f (se FIG. 6F) which includes diode 87, coupled between solenoid 55 cathode 55k and ground 16. Coupled in this way, miswiring circuit 80 activates solenoid 55 if and only if the voltage on ground 16 falls below the voltage on neutral 14. Thus in the hot-neutral miswire condition described earlier, miswiring circuit 80 would generate a miswire signal for half of each power cycle, thereby activating solenoid 55 and resulting in the disconnection of power conducting lines 212 and 214.


As described in the FIG. 1 embodiment, relay mechanism 50 of the FIG. 4 embodiment can be in the form of any known circuit interrupter, is configured to open at least one power conducting line in the presence of an electrical fault condition or a miswiring condition, and can be employed in multi-phase power distribution systems though in the FIG. 4 embodiment is disclosed in a single phase power distribution system.



FIG. 5 is a block diagram of another embodiment of an electrical fault interrupter having a miswiring circuit. Electrical fault sensor 20, power supply 90, relay control circuit 40, and relay mechanism 50, all operate in essentially the same manner as in the FIG. 1 embodiment. The difference between the embodiments is that the FIG. 5 embodiment includes microcontroller 60 instead of the FIG. 1 embodiment's logic circuit 30, the FIG. 5 embodiment miswiring circuit 80 is shown in block form coupled between microcontroller 60 and ground 16, and the FIG. 5 miswiring circuit 80 including for example circuitry 80a (See FIG. 6A) is disclosed with respect to several embodiments of miswiring circuit 80 shown in FIGS. 6A-6J.


Microcontroller 60 is designed and programmed to receive the fault signal from fault sensor 20 and miswire signal from miswiring circuit 80, and to activate the gate of SCR 46 when either signal is active. If electrical fault sensor 20 is of the type which produces a signal which requires further electronic and/or computational analysis in order to detect the electrical fault or faults of interest, microcontroller 60 would perform such electronic and/or computational analysis, and use the result of that analysis as the fault signal in determining whether to activate the gate of SCR 46. It is understood by one of ordinary skill in the art that microcontroller 60 can be implemented using any appropriate technology, including but not limited to a microcontroller, microprocessor, finite state machine, programmable logic array, ASIC, gate array, PLC, control board, microcomputer, or other similar processing device. Therefore, microcontroller 60 represents any one of the above examples.


Miswiring circuit 80 produces a miswire signal when miswiring circuit 80 detects a miswire condition, and microcontroller 60 responds to the miswire signal by activating the gate of SCR 46 which energizes solenoid 55 of relay mechanism 50 resulting in the disconnection of power conducting lines 212 and 214. Though not a requirement of the present invention, microcontroller 60 can also be employed to perform further electronic and/or computational analysis on the miswire signal from miswiring circuit 80. Such electronic and/or computational analysis would be desirable in order to prevent a false trip due to electrical noise in power distribution network 100. Such electronic and/or computational analysis would be especially useful in multi-phase environments where microcontroller 60 could be used to determine which power conductor electrical fault sensor 20 is connected to, by analyzing the phase and period of the signal from miswiring circuit 80. Such electronic and/or computational analysis would also be useful if microcontroller 60 were referenced to hot, because the signal coming from miswiring circuit 80 would be perceived by microcontroller 60 as alternating high/low at line frequency when wired properly, thus requiring timing analysis of that signal to detect a miswire condition. In such a case, an example of the timing analysis microcontroller 60 would perform would be to track how long since the most recent transition of the signal from miswiring circuit 80, and if there is no transition for a full line frequency cycle or any other predetermined interval, then consider the miswire signal true and activate SCR 46 to disconnect power.


Since microcontroller 60 knows whether it activated SCR 46 due to an electrical fault or miswire condition, microcontroller 60 could activate one or more LEDs or other annunciators, such as led 62, to indicate to the user that electrical fault interrupter 10 tripped and why.


The embodiments disclosed in FIG. 1 through FIG. 5, have been disclosed with line side circuit power and load side solenoid power. One of ordinary skill in the art understands how to use other power source arrangements while keeping with the spirit and scope of the invention.


It is understood by one of ordinary skill in the art that miswiring circuit 80 can be designed using various circuit topologies, discrete or integrated components, and be passive or active.



FIG. 6A through FIG. 6J disclose several exemplary embodiments of miswiring circuit 80. Other alternatives can also be used.


For example, FIG. 6A discloses a miswiring circuit 80a, having a resistor 82. FIG. 6B discloses a miswiring circuit 80b having a resistor 82 and a diode 86. FIG. 6C discloses a miswiring circuit 80c having two resistors 82 and 84 in series. FIG. 6D discloses a miswiring circuit having two resistors 82 and 84 and two diodes 86 and 88 with the resistors and diodes being coupled in series. While these resistors and diodes are shown in alternating order, the miswiring circuit can include these resistors and diodes in any order. FIG. 6E discloses a miswiring circuit 80e having a single diode 86. FIG. 6F discloses a miswiring circuit having a single diode 87 directed in an opposite direction from diode 86. FIG. 6G discloses a miswiring circuit 80g having two diodes 86 and 88 in series. FIG. 6H discloses a miswiring circuit 80h having two diodes 87 and 89 in series which are directed in an opposite direction as compared with diodes 86 and 88. FIG. 6J discloses a miswiring circuit 80j having a resistor 82 and a diode 87 in series, with diode 87 being directed in an opposite direction to that of diode 86 shown in FIG. 6B. One of ordinary skill in the art will understand how to adapt any one of these miswiring circuits 80a-80j to be used for the generic miswiring circuit 80 shown in FIGS. 1-5. In all embodiments of the miswiring circuit, the miswiring circuit generates a signal which may or may not require further electronic and/or computational analysis, but which always ultimately results in at least one circuit within the electrical fault interrupter to open.


Accordingly, while only a few embodiments of the present invention have been shown and described, it is obvious that many changes and modifications may be made thereunto without departing from the spirit and scope of the invention.

Claims
  • 1. An electrical fault interrupter device comprising: a) a plurality of conductors comprising a ground line, a phase line, and a neutral line;b) a miswiring circuit configured to generate a miswire signal when an improper connection between a power distribution network and at least one of said conductors on a line side of the fault interrupter is detected, wherein said miswiring circuit is coupled to said ground line; andc) a circuit interrupter configured to open at least one circuit in response to said miswire signal.
  • 2. An electrical fault interrupter device comprising: a) a plurality of conductors comprising a phase conductor, a neutral conductor and a ground conductor;b) an electrical fault sensor configured to generate a fault signal when at least one fault condition is detected;c) a miswiring circuit configured to generate a miswiring signal when an improper connection between a power distribution network and at least one of said conductors is detected wherein said miswiring circuit is coupled to said ground conductor; andd) a circuit interrupter configured to open at least one circuit in response to said fault signal or said miswiring signal.
  • 3. The device as in claim 2, wherein said electrical fault sensor is selected from a group consisting of an arc fault sensor, a ground fault sensor circuit, an appliance leakage sensor, and an immersion detection sensor leakage current sensor, residual current sensor, shield leakage sensor, overcurrent sensor, undercurrent sensor, overvoltage sensor, undervoltage sensor, line frequency sensor, noise sensor, spike sensor, and surge sensor.
  • 4. The device as in claim 2, wherein said fault sensor comprises an integrated circuit electrically coupled to a transformer.
  • 5. The device as in claim 1, further comprising a logic circuit configured to receive a signal from said fault circuit and which has an output coupled to said circuit interrupter.
  • 6. The device as in claim 5, wherein said miswiring circuit is electrically coupled at a first end to said logic circuit and electrically coupled at a second end to said at least one ground line.
  • 7. The device as in claim 1, wherein said miswiring circuit comprises at least one resistor.
  • 8. The device as in claim 1, wherein said miswiring circuit comprises at least one diode.
  • 9. The device as in claim 1, further comprising at least one conductor, wherein said at least one miswiring circuit is coupled between said at least one circuit interrupter and said at least one conductor.
  • 10. The device as in claim 9, wherein said at least one conductor is a ground conductor, and wherein the device further comprises at least one phase conductor and at least one neutral conductor.
  • 11. The device as in claim 9, wherein said circuit interrupter comprises at least one relay control circuit, and at least one relay mechanism.
  • 12. The device as in claim 11, wherein said miswiring circuit is coupled between said at least one relay control circuit and said at least one line.
  • 13. The device as in claim 11, wherein said relay control circuit comprises at least one SCR.
  • 14. The device as in claim 12, wherein said relay control circuit further comprises at least one diode.
  • 15. The device as in claim 1, wherein said fault sensor circuit comprises an integrated circuit, and wherein said miswiring circuit is coupled between said integrated circuit and said ground conductor.
  • 16. The device as in claim 1, wherein said fault sensing circuit comprises a microcontroller, and wherein said at least one miswiring circuit is coupled between said microcontroller and said ground line.
  • 17. A process for disconnecting an input of a wiring device if the input is miswired comprising: a) coupling a miswiring circuit of the wiring device between a ground conductor, and a sensor coupled to a neutral conductor;b) detecting a voltage on a ground conductor;c) comparing said voltage on said ground conductor to said voltage on said neutral conductord) indicating the presence of miswiring.
  • 18. The process as in claim 17, further comprising the step of determining the presence of a miswiring condition by determining whether a sufficient voltage is present between said neutral conductor and said ground conductor.
  • 19. The process as in claim 17, further comprising the step of determining the presence of a miswiring condition by determining whether a sufficient frequency is present on said ground conductor.
  • 20. The device as in claim 2, further comprising at least one microcontroller, wherein said miswiring circuit is coupled between said ground line and said microcontroller.
  • 21. The device as in claim 2, wherein said miswiring circuit is coupled between said electrical fault sensor and said ground line.
  • 22. The device as in claim 2, wherein said miswiring circuit is coupled between said circuit interrupter and said ground line.
  • 23. The process as in claim 17, wherein said step of detecting a voltage on a ground conductor comprises: using at least one of a microcontroller, a fault circuit or a circuit interrupter to detect the voltage.
US Referenced Citations (198)
Number Name Date Kind
2999189 Gerrard Sep 1961 A
3891894 Scarpino Jun 1975 A
3904859 Poncelet Sep 1975 A
4016488 Stevens Apr 1977 A
4084203 Dietz et al. Apr 1978 A
4356443 Emery Oct 1982 A
4376243 Renn et al. Mar 1983 A
4466071 Russell, Jr. Aug 1984 A
4595894 Doyle et al. Jun 1986 A
4618907 Leopold Oct 1986 A
4658322 Rivera Apr 1987 A
4709293 Gershen et al. Nov 1987 A
4851782 Jeerings et al. Jul 1989 A
4878144 Nebon Oct 1989 A
4931894 Legatti Jun 1990 A
4933630 Dupraz Jun 1990 A
4939495 Peterson et al. Jul 1990 A
5121282 White Jun 1992 A
5185684 Beihoff et al. Feb 1993 A
5185686 Hansen et al. Feb 1993 A
5202662 Bienwald et al. Apr 1993 A
5206596 Beihoff et al. Apr 1993 A
5223795 Blades Jun 1993 A
5224006 MacKenzie et al. Jun 1993 A
5280404 Ragsdale Jan 1994 A
5383799 Fladung Jan 1995 A
5432455 Blades Jul 1995 A
5434509 Blades Jul 1995 A
5459630 MacKenzie et al. Oct 1995 A
5477412 Neiger et al. Dec 1995 A
5519561 Mrenna et al. May 1996 A
5536980 Kawate et al. Jul 1996 A
5561505 Lewis Oct 1996 A
5561605 Zuercher et al. Oct 1996 A
5590012 Dollar, II Dec 1996 A
5600524 Neiger et al. Feb 1997 A
5642248 Campolo et al. Jun 1997 A
5680287 Gernhardt et al. Oct 1997 A
5682101 Brooks et al. Oct 1997 A
5689180 Carlson Nov 1997 A
5706155 Neiger et al. Jan 1998 A
5715125 Neiger et al. Feb 1998 A
5729145 Blades Mar 1998 A
5729417 Neiger et al. Mar 1998 A
5805397 MacKenzie Sep 1998 A
5805398 Rae Sep 1998 A
5815352 Mackenzie Sep 1998 A
5818237 Zuercher et al. Oct 1998 A
5818671 Seymour et al. Oct 1998 A
5825598 Dickens et al. Oct 1998 A
5834940 Brooks et al. Nov 1998 A
5835321 Elms et al. Nov 1998 A
5839092 Erger et al. Nov 1998 A
5847913 Turner et al. Dec 1998 A
5886606 Tosaka et al. Mar 1999 A
5906517 Crane et al. May 1999 A
5940256 MacKenzie et al. Aug 1999 A
5946179 Fleege et al. Aug 1999 A
5963406 Neiger et al. Oct 1999 A
5963408 Neiger et al. Oct 1999 A
5986860 Scott Nov 1999 A
5999384 Chen et al. Dec 1999 A
6052265 Zaretsky et al. Apr 2000 A
6088205 Neiger et al. Jul 2000 A
6128169 Neiger et al. Oct 2000 A
6163188 Yu Dec 2000 A
6191589 Clunn Feb 2001 B1
6218844 Wong et al. Apr 2001 B1
6226161 Neiger et al. May 2001 B1
6246556 Haun et al. Jun 2001 B1
6246558 Di Salvo et al. Jun 2001 B1
6252407 Gershen Jun 2001 B1
6259996 Haun et al. Jul 2001 B1
6266219 Macbeth et al. Jul 2001 B1
6275044 Scott Aug 2001 B1
6282070 Ziegler et al. Aug 2001 B1
6295190 Rinaldi et al. Sep 2001 B1
6313641 Brooks Nov 2001 B1
6339525 Neiger et al. Jan 2002 B1
6359745 Thomas, III et al. Mar 2002 B1
6373257 Macbeth et al. Apr 2002 B1
6381112 DiSalvo Apr 2002 B1
6407893 Neiger et al. Jun 2002 B1
6417671 Tiemann Jul 2002 B1
6421214 Packard et al. Jul 2002 B1
6426632 Clunn Jul 2002 B1
6426634 Clunn et al. Jul 2002 B1
6433977 Macbeth Aug 2002 B1
6433978 Neiger et al. Aug 2002 B1
6437953 Di Salvo et al. Aug 2002 B2
6522510 Finlay et al. Feb 2003 B1
6538862 Mason, Jr. et al. Mar 2003 B1
6538863 Macbeth Mar 2003 B1
6545574 Seymour et al. Apr 2003 B1
6567250 Haun et al. May 2003 B1
6570392 Macbeth et al. May 2003 B2
6577484 Macbeth et al. Jun 2003 B1
6611406 Neiger et al. Aug 2003 B2
6628486 Macbeth Sep 2003 B1
6639769 Neiger et al. Oct 2003 B2
6642832 Pellon et al. Nov 2003 B2
6720872 Engel et al. Apr 2004 B1
6731483 Mason, Jr. et al. May 2004 B2
6734769 Germain et al. May 2004 B1
6771152 Germain et al. Aug 2004 B2
6782329 Scott Aug 2004 B2
6785104 Tallman et al. Aug 2004 B2
6807035 Baldwin et al. Oct 2004 B1
6807036 Baldwin Oct 2004 B2
6810069 Kojovic et al. Oct 2004 B2
6813126 Di Salvo et al. Nov 2004 B2
6856498 Finlay, Sr. Feb 2005 B1
6864766 Di Salvo et al. Mar 2005 B2
6873231 Germain et al. Mar 2005 B2
6876528 Macbeth Apr 2005 B2
6937027 Koo et al. Aug 2005 B2
6937452 Chan et al. Aug 2005 B2
6943558 Hale et al. Sep 2005 B2
6949994 Germain et al. Sep 2005 B2
6958895 Radosavljevic et al. Oct 2005 B1
6963260 Germain et al. Nov 2005 B2
6972572 Mernyk et al. Dec 2005 B2
7003435 Kolker et al. Feb 2006 B2
7009406 Naidu et al. Mar 2006 B2
7026895 Germain et al. Apr 2006 B2
7031125 Germain et al. Apr 2006 B2
7035066 McMahon et al. Apr 2006 B2
7042688 Chan et al. May 2006 B2
7049910 Campolo et al. May 2006 B2
7049911 Germain et al. May 2006 B2
7064944 Kim et al. Jun 2006 B2
7068481 Radosavljevic et al. Jun 2006 B2
7088205 Germain et al. Aug 2006 B2
7088206 Germain et al. Aug 2006 B2
7091871 Howell et al. Aug 2006 B2
7099129 Neiger et al. Aug 2006 B2
7133266 Finlay Nov 2006 B1
7149065 Baldwin et al. Dec 2006 B2
7164563 Chan et al. Jan 2007 B2
7173799 Weeks et al. Feb 2007 B1
7180299 Mernyk et al. Feb 2007 B2
7180717 Kojovic et al. Feb 2007 B2
7187526 Di Salvo Mar 2007 B2
7190562 Pellon et al. Mar 2007 B2
7196886 Chan et al. Mar 2007 B2
7212386 Finlay, Sr. et al. May 2007 B1
7215520 Elms et al. May 2007 B2
7227435 Germain et al. Jun 2007 B2
7227441 Skendzic et al. Jun 2007 B2
7253603 Kovanko et al. Aug 2007 B2
7253637 Dvorak et al. Aug 2007 B2
7259568 Mernyk et al. Aug 2007 B2
7268989 Parker et al. Sep 2007 B2
7298598 Morgan et al. Nov 2007 B1
7304820 Kato et al. Dec 2007 B2
7309993 Driehorn et al. Dec 2007 B2
7319574 Engel Jan 2008 B2
7321227 Fritsch et al. Jan 2008 B2
7333920 Kolker et al. Feb 2008 B2
7365621 Germain et al. Apr 2008 B2
7400477 Campolo et al. Jul 2008 B2
7403129 Zhou et al. Jul 2008 B2
7405569 Hagel et al. Jul 2008 B2
7439833 Germain et al. Oct 2008 B2
7443644 Sung Oct 2008 B2
7463124 Di Salvo et al. Dec 2008 B2
7492558 Germain et al. Feb 2009 B2
7535234 Mernyk et al. May 2009 B2
7551047 Sokolow et al. Jun 2009 B2
7558034 Bonasia et al. Jul 2009 B2
20020008597 Otsuka et al. Jan 2002 A1
20020135957 Chan et al. Sep 2002 A1
20030072113 Wong et al. Apr 2003 A1
20040223272 Germain et al. Nov 2004 A1
20050002137 Germain et al. Jan 2005 A1
20050063535 Walbeck et al. Mar 2005 A1
20050117264 Aromin Jun 2005 A1
20050191902 Kim et al. Sep 2005 A1
20050286184 Campolo Dec 2005 A1
20060139132 Porter et al. Jun 2006 A1
20060171085 Keating Aug 2006 A1
20060181373 Germain et al. Aug 2006 A1
20060285262 Neiger Dec 2006 A1
20070014058 Chan et al. Jan 2007 A1
20070091520 Angelides et al. Apr 2007 A1
20070262780 Mernyk et al. Nov 2007 A1
20070268635 Bonasia et al. Nov 2007 A1
20080007879 Zaretsky et al. Jan 2008 A1
20080013237 Moadel et al. Jan 2008 A1
20080123227 Bonasia May 2008 A1
20080140354 Kolker et al. Jun 2008 A1
20080186642 Campolo et al. Aug 2008 A1
20080248662 Bazayev et al. Oct 2008 A1
20090052098 Di Salvo et al. Feb 2009 A1
20090086389 Huang et al. Apr 2009 A1
20090086390 Huang Apr 2009 A1
20090161271 Huang et al. Jun 2009 A1
20090207535 Mernyk et al. Aug 2009 A1
Foreign Referenced Citations (2)
Number Date Country
2224927 Jun 1998 CA
WO2005062917 Jul 2005 WO
Related Publications (1)
Number Date Country
20100007447 A1 Jan 2010 US